5秒后页面跳转
74LVTH125SJX PDF预览

74LVTH125SJX

更新时间: 2024-01-21 05:51:28
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
8页 95K
描述
Low Voltage Quad Buffer with 3-STATE Outputs

74LVTH125SJX 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SOIC包装说明:5.30 MM, LEAD FREE, EIAJ TYPE2, SOP-14
针数:14Reach Compliance Code:compliant
风险等级:5.22Is Samacsys:N
控制类型:ENABLE LOW系列:LVT
JESD-30 代码:R-PDSO-G14JESD-609代码:e3
长度:10.2 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.064 A
湿度敏感等级:1位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:3.9 ns
传播延迟(tpd):4.9 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.3 mm
Base Number Matches:1

74LVTH125SJX 数据手册

 浏览型号74LVTH125SJX的Datasheet PDF文件第2页浏览型号74LVTH125SJX的Datasheet PDF文件第3页浏览型号74LVTH125SJX的Datasheet PDF文件第4页浏览型号74LVTH125SJX的Datasheet PDF文件第5页浏览型号74LVTH125SJX的Datasheet PDF文件第6页浏览型号74LVTH125SJX的Datasheet PDF文件第7页 
October 1998  
Revised February 2005  
74LVTH125  
Low Voltage Quad Buffer with 3-STATE Outputs  
General Description  
The LVTH125 contains four independent non-inverting  
Features  
Input and output interface capability to systems at  
buffers with 3-STATE outputs.  
5V VCC  
These buffers are designed for low-voltage (3.3V) VCC  
Bushold data inputs eliminate the need for external  
applications, but with the capability to provide a TTL inter-  
face to a 5V environment. The LVTH125 is fabricated with  
an advanced BiCMOS technology to achieve high speed  
operation similar to 5V ABT while maintaining a low power  
dissipation.  
pull-up resistors to hold unused inputs  
Live insertion/extraction permitted  
Power Up/Down high impedance provides glitch-free  
bus loading  
Outputs source/sink 32 mA/ 64 mA  
Functionally compatible with the 74 series 125  
Latch-up performance exceeds 500 mA  
ESD performance:  
Human-body model 2000V  
Machine model 200V  
Charged-device model 1000V  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74LVTH125M  
74LVTH125SJ  
74LVTH125MTC  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
MTC14  
MTC14  
74LVTH125MTCX_NL  
(Note 1)  
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDED J-STD-020B). Device available in Tape and Reel only.  
© 2005 Fairchild Semiconductor Corporation  
DS012011  
www.fairchildsemi.com  

74LVTH125SJX 替代型号

型号 品牌 替代类型 描述 数据表
74LVTH125SJ FAIRCHILD

完全替代

Low Voltage Quad Buffer with 3-STATE Outputs

与74LVTH125SJX相关器件

型号 品牌 获取价格 描述 数据表
74LVTH162240 FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driv
74LVTH162240DGGRE4 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74LVTH162240DLG4 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74LVTH162240DLRG4 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74LVTH162240MEA FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driv
74LVTH162240MEAX ETC

获取价格

Quad 4-Bit Buffer/Driver
74LVTH162240MEX FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25ohm Series Resi
74LVTH162240MEX ROCHESTER

获取价格

Bus Driver, LVT Series, 4-Func, 4-Bit, Inverted Output, BICMOS, PDSO48, 0.300 INCH, MO-118
74LVTH162240MTD FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driv
74LVTH162240MTD_NL FAIRCHILD

获取价格

暂无描述