5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVT240SJ
74LVT240SJ PDF预览

74LVT240SJ

更新时间： 2024-11-05 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
8页 106K
描述
Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

阅读下载

中文翻译

获取价格

74LVT240SJ 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SOIC包装说明：5.30 MM, LEAD FREE, EIAJ TYPE2, SOP-20
针数：20Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.07
Is Samacsys：N控制类型：ENABLE LOW
系列：LVTJESD-30 代码：R-PDSO-G20
JESD-609代码：e3长度：12.6 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.064 A湿度敏感等级：1
位数：4功能数量：2
端口数量：2端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP20,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：RAIL
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：16.5 mAProp。Delay @ Nom-Sup：4 ns
传播延迟（tpd）：4.6 ns认证状态：Not Qualified
座面最大高度：2.1 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：5.3 mm
Base Number Matches：1

74LVT240SJ 数据手册

 浏览型号74LVT240SJ的Datasheet PDF文件第2页浏览型号74LVT240SJ的Datasheet PDF文件第3页浏览型号74LVT240SJ的Datasheet PDF文件第4页浏览型号74LVT240SJ的Datasheet PDF文件第5页浏览型号74LVT240SJ的Datasheet PDF文件第6页浏览型号74LVT240SJ的Datasheet PDF文件第7页 
July 1999  
Revised March 2005  
74LVT240 • 74LVTH240  
Low Voltage Octal Buffer/Line Driver  
with 3-STATE Outputs  
General Description  
Features  
■ Input and output interface capability to systems at  
The LVT240 and LVTH240 are inverting octal buffers and  
line drivers designed to be employed as memory address  
drivers, clock drivers and bus oriented transmitters or  
receivers which provides improved PC board density.  
5V VCC  
■ Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs (74LVTH240),  
also available without bushold feature (74LVT240)  
The LVTH240 data inputs include bushold, eliminating the  
need for external pull-up resistors to hold unused inputs.  
■ Live insertion/extraction permitted  
These octal buffers and line drivers are designed for low-  
voltage (3.3V) VCC applications, but with the capability to  
■ Power Up/Down high impedance provides glitch-free  
bus loading  
provide a TTL interface to a 5V environment. The LVT240  
and LVTH240 are fabricated with an advanced BiCMOS  
technology to achieve high speed operation similar to 5V  
ABT while maintaining low power dissipation.  
■ Outputs source/sink 32 mA/ 64 mA  
■ Functionally compatible with the 74 series 240  
■ Latch-up performance exceeds 500 mA  
■ ESD performance:  
Human-body model 2000V  
Machine model 200V  
Charged-device model 1000V  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74LVT240WM  
74LVT240SJ  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVT240MSA  
74LVT240MTC  
MSA20  
MTC20  
MTC20  
74LVT240MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
74LVTH240WM  
74LVTH240SJ  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVTH240MSA  
74LVTH240MTC  
MSA20  
MTC20  
MTC20  
74LVTH240MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JECED J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
© 2005 Fairchild Semiconductor Corporation  
DS500153  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

74LVT240SJ 替代型号

型号 品牌 替代类型 描述 数据表
74LVTH240SJ FAIRCHILD

完全替代

 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVTH2240SJ FAIRCHILD

完全替代

 Low Voltage Inverting Octal Buffer/Line Driver with 3-STATE Outputs

与74LVT240SJ相关器件

型号 品牌 获取价格 描述 数据表
74LVT240SJX FAIRCHILD

获取价格

 		Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVT240SJX ROCHESTER

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 5.30 MM, LEAD FREE, EIAJ TYPE2, SO
74LVT240WM FAIRCHILD

获取价格

 		Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVT240WM ROCHESTER

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20
74LVT240WMX FAIRCHILD

获取价格

 		Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVT240WMX ROCHESTER

获取价格

 		LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20
74LVT241 NXP

获取价格

 		3.3V Octal buffer/line driver 3-State
74LVT241BQ NXP

获取价格

 		3.3 V octal buffer/line driver; 3-state
74LVT241BQ NEXPERIA

获取价格

 		3.3 V octal buffer/line driver; 3-stateProduction
74LVT241BQ,115 NXP

获取价格

 		74LVT241 - 3.3 V octal buffer/line driver; 3-state QFN 20-Pin

与74LVT240SJ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证