Datasheet > 逻辑 > 总线驱动器/收发器> 74LVT16952MTD

74LVT16952MTD

更新时间： 2024-11-20 21:53:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
8页	78K
描述
Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVT16952MTD 数据手册

January 2000

Revised October 2001

74LVT16952 • 74LVTH16952

Low Voltage 16-Bit Registered Transceiver

with 3-STATE Outputs

General Description

Features

■ Input and output interface capability to systems at

The LVT16952 and LVTH16952 are 16-bit registered

transceivers. Two 8-bit back to back registers store data

flowing in both directions between two bidirectional buses.

Separate clock, clock enable, and output enable signals

are provided for each register.

5V V_CC

■ Bushold data inputs eliminate the need for external

pull-up resistors to hold unused inputs (74LVTH16952)

■ Live insertion/extraction permitted

The LVTH16952 data inputs include bushold, eliminating

the need for external pull-up resistors to hold unused

inputs.

■ Power Up/Down high impedance provides glitch-free

bus loading

■ Outputs source/sink −32 mA/+64 mA

■ Functionally compatible with the 74 series 16952

■ Latch-up conforms to JEDEC JED78

■ ESD performance:

The registered transceiver is designed for low-voltage

(3.3V) V_CCapplications, but with the capability to provide a

TTL interface to a 5V environment.

The LVT16952 and LVTH16952 are fabricated with an

advanced BiCMOS technology to achieve high speed oper-

ation similar to 5V ABT while maintaining low power dissi-

pation.

Human-body model > 2000V

Machine model > 200V

Charged-device model > 1000V

Ordering Code:

Order Number Package Number

Package Description

74LVT16952MEA

(Preliminary)

MS56A

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

74LVT16952MTD

(Preliminary)

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

74LVTH16952MEA

74LVTH16952MTD

MS56A

MTD56

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS500103

www.fairchildsemi.com

12 3 4 5 6 7 8

中文翻译

下载PDF

与74LVT16952MTD相关器件

型号	品牌	获取价格	描述	数据表
74LVT16952MTDX	FAIRCHILD	获取价格	Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs
74LVT18512DGGRE4	TI	获取价格	3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
74LVT20	NXP	获取价格	3.3V Dual 4-input NAND gate
74LVT20D	NXP	获取价格	3.3V Dual 4-input NAND gate
74LVT20DB	NXP	获取价格	3.3V Dual 4-input NAND gate
74LVT20DB-T	ETC	获取价格	Dual 4-input NAND Gate
74LVT20D-T	ETC	获取价格	Dual 4-input NAND Gate
74LVT20PW	NXP	获取价格	3.3V Dual 4-input NAND gate
74LVT20PWDH	NXP	获取价格	3.3V Dual 4-input NAND gate
74LVT20PWDH-T	NXP	获取价格	IC LVT SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate