74LVT16646

更新时间： 2024-11-20 04:47:55

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
9页	92K
描述
Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVT16646 数据手册

January 2000

Revised October 2001

74LVT16646 • 74LVTH16646

Low Voltage 16-Bit Transceiver/Register

with 3-STATE Outputs

General Description

Features

■ Input and output interface capability to systems at

The LVT16646 and LVTH16646 contains sixteen non-

inverting bidirectional registered bus transceivers providing

multiplexed transmission of data directly from the input bus

or from the internal storage registers. Each byte has sepa-

rate control inputs which can be shorted together for full

16-bit operation. The DIR inputs determine the direction of

data flow through the device. The CPAB and CPBA inputs

load data into the registers on the LOW-to-HIGH transition

(see Functional Description).

5V V_CC

■ Bushold data inputs eliminate the need for external

pull-up resistors to hold unused inputs (74LVTH16646)

■ Also available without bushold feature (74LVT16646)

■ Live insertion/extraction permitted

■ Power Up/Down high impedance provides

glitch-free bus loading

The LVTH16646 data inputs include bushold, eliminating

the need for external pull-up resistors to hold unused

inputs.

■ Outputs source/sink −32 mA/+64 mA

■ Latch-up conforms to JEDEC JED78

■ ESD performance:

These transceivers are designed for low-voltage (3.3V)

V_CCapplications, but with the capability to provide a TTL

Human-body model > 2000V

Machine model > 200V

interface to

a 5V environment. The LVT16646 and

Charged-device model > 1000V

LVTH16646 are fabricated with an advanced BiCMOS

technology to achieve high speed operation similar to 5V

ABT while maintaining low power dissipation.

Ordering Code:

Order Number Package Number

Package Description

74LVT16646MEA

(Preliminary)

MS56A

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

74LVT16646MTD

(Preliminary)

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

74LVTH16646MEA

74LVTH16646MTD

MS56A

MTD56

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol

DS012023

www.fairchildsemi.com

12 3 4 5 6 7...9

中文翻译

下载PDF

与74LVT16646相关器件

型号	品牌	获取价格	描述	数据表
74LVT16646A	NXP	获取价格	3.3V ABT 16-bit bus transceiver 3-State
74LVT16646ADGG	NXP	获取价格	3.3V ABT 16-bit bus transceiver 3-State
74LVT16646ADGGS	NXP	获取价格	暂无描述
74LVT16646ADGG-T	NXP	获取价格	IC LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transcei
74LVT16646ADG-T	NXP	获取价格	IC LVT SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74LVT16646ADL	NXP	获取价格	3.3V ABT 16-bit bus transceiver 3-State
74LVT16646ADL,112	NXP	获取价格	74LVT16646A - 3.3 V 16-bit bus transceiver; 3-state SSOP 56-Pin
74LVT16646ADL,512	NXP	获取价格	74LVT16646A - 3.3 V 16-bit bus transceiver; 3-state SSOP 56-Pin
74LVT16646ADL,518	NXP	获取价格	74LVT16646A - 3.3 V 16-bit bus transceiver; 3-state SSOP 56-Pin
74LVT16646ADL-T	ETC	获取价格	Dual 8-bit Bus Transceiver

与74LVT16646相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

25
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

17
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVT16646

74LVT16646 数据手册

与74LVT16646相关器件

与74LVT16646相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVT16646

74LVT16646 数据手册

与74LVT16646相关器件

与74LVT16646相关文章

您还可以找

您在本页遇到什么问题？