5秒后页面跳转
74LVT16501ADGG-T PDF预览

74LVT16501ADGG-T

更新时间: 2024-09-14 13:04:59
品牌 Logo 应用领域
恩智浦 - NXP 总线收发器
页数 文件大小 规格书
19页 107K
描述
IC LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 6.1 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56, Bus Driver/Transceiver

74LVT16501ADGG-T 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:6.1 MM, PLASTIC, MO-153, SOT-364-1, TSSOP-56针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.14其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列:LVTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:14 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER湿度敏感等级:1
位数:18功能数量:1
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):5.4 ns
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:6.1 mm
Base Number Matches:1

74LVT16501ADGG-T 数据手册

 浏览型号74LVT16501ADGG-T的Datasheet PDF文件第2页浏览型号74LVT16501ADGG-T的Datasheet PDF文件第3页浏览型号74LVT16501ADGG-T的Datasheet PDF文件第4页浏览型号74LVT16501ADGG-T的Datasheet PDF文件第5页浏览型号74LVT16501ADGG-T的Datasheet PDF文件第6页浏览型号74LVT16501ADGG-T的Datasheet PDF文件第7页 
74LVT16501A  
3.3 V LVT 18-bit universal bus transceiver; 3-state  
Rev. 04 — 19 May 2006  
Product data sheet  
1. General description  
The 74LVT16501A is a high-performance BiCMOS product designed for VCC operation at  
3.3 V. This device is an 18-bit universal transceiver featuring non-inverting 3-state bus  
compatible outputs in both send and receive directions.  
Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable  
(LEAB and LEBA), and clock (CPAB and CPBA) inputs.  
For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH.  
When LEAB is LOW, the A-bus data is latched if CPAB is held at a HIGH or LOW level.  
If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to-HIGH  
transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the  
outputs are in the high-impedance state.  
Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The  
output enables are complimentary (OEAB is active HIGH and OEBA is active LOW).  
Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic  
level.  
2. Features  
I 18-bit bidirectional bus interface  
I 3-state buffers  
I Output capability: +64 mA to 32 mA  
I TTL input and output switching levels  
I Input and output interface capability to systems at 5 V supply  
I Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
I Live insertion and extraction permitted  
I Power-up reset  
I Power-up 3-state  
I No bus current loading when output is tied to 5 V bus  
I Positive-edge triggered clock inputs  
I Latch-up protection:  
N JESD78: exceeds 500 mA  
I ESD protection:  
N MIL STD 883, method 3015: exceeds 2000 V  
N Machine model: exceeds 200 V  

与74LVT16501ADGG-T相关器件

型号 品牌 获取价格 描述 数据表
74LVT16501ADGGY NXP

获取价格

暂无描述
74LVT16501ADG-T NXP

获取价格

IC LVT SERIES, 18-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/Transceiver
74LVT16501ADL NXP

获取价格

3.3V LVT 18-bit universal bus transceiver 3-State
74LVT16501ADL,112 NXP

获取价格

74LVT16501A - 3.3 V LVT 18-bit universal bus transceiver; 3-state SSOP 56-Pin
74LVT16501ADL,512 NXP

获取价格

74LVT16501A - 3.3 V LVT 18-bit universal bus transceiver; 3-state SSOP 56-Pin
74LVT16501ADL,518 NXP

获取价格

74LVT16501A - 3.3 V LVT 18-bit universal bus transceiver; 3-state SSOP 56-Pin
74LVT16501ADL-T ETC

获取价格

18-Bit Bus Transceiver
74LVT16501DGGRE4 TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVT16541 NXP

获取价格

3.3V ABT 16-bit buffer/driver 3-State
74LVT16541A NXP

获取价格

3.3V ABT 16-bit buffer/driver 3-State