5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVT16373MTDX
74LVT16373MTDX PDF预览

74LVT16373MTDX

更新时间： 2024-11-20 23:15:51
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 锁存器逻辑集成电路光电二极管信息通信管理驱动
页数 文件大小 规格书
8页 100K
描述
Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

阅读下载

中文翻译

获取价格

74LVT16373MTDX 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Transferred零件包装代码：TSSOP
包装说明：TSSOP, TSSOP48,.3,20针数：48
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.06
系列：LVTJESD-30 代码：R-PDSO-G48
JESD-609代码：e4长度：12.5 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.064 A湿度敏感等级：2
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：3.9 ns传播延迟（tpd）：4.8 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mmBase Number Matches：1

74LVT16373MTDX 数据手册

 浏览型号74LVT16373MTDX的Datasheet PDF文件第2页浏览型号74LVT16373MTDX的Datasheet PDF文件第3页浏览型号74LVT16373MTDX的Datasheet PDF文件第4页浏览型号74LVT16373MTDX的Datasheet PDF文件第5页浏览型号74LVT16373MTDX的Datasheet PDF文件第6页浏览型号74LVT16373MTDX的Datasheet PDF文件第7页 
January 1999  
Revised June 2005  
74LVT16373 • 74LVTH16373  
Low Voltage 16-Bit Transparent Latch  
with 3-STATE Outputs  
General Description  
Features  
■ Input and output interface capability to systems at  
The LVT16373 and LVTH16373 contain sixteen non-invert-  
ing latches with 3-STATE outputs and is intended for bus  
oriented applications. The device is byte controlled. The  
flip-flops appear transparent to the data when the Latch  
Enable (LE) is HIGH. When LE is LOW, the data that meets  
the setup time is latched. Data appears on the bus when  
the Output Enable (OE) is LOW. When OE is HIGH, the  
outputs are in a high impedance state.  
5V VCC  
■ Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs (74LVTH16373),  
also available without bushold feature (74LVT16373)  
■ Live insertion/extraction permitted  
■ Power Up/Power Down high impedance provides  
glitch-free bus loading  
The LVTH16373 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
■ Outputs source/sink 32 mA/ 64 mA  
■ Functionally compatible with the 74 series 16373  
■ Latch-up performance exceeds 500 mA  
■ ESD performance:  
These latches are designed for low-voltage (3.3V) VCC  
applications, but with the capability to provide a TTL inter-  
face to a 5V environment. The LVT16373 and LVTH16373  
are fabricated with an advanced BiCMOS technology to  
achieve high speed operation similar to 5V ABT while  
maintaining a low power dissipation.  
Human-body model 2000V  
Machine model 200V  
Charged-device model 1000V  
■ Also packaged in plastic Fine-Pitch Ball Grid Array  
(FBGA) (Preliminary)  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74LVT16373GX  
(Note 1)  
BGA54A  
(Preliminary)  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
[TAPE and REEL]  
74LVT16373MEA  
(Note 2)  
MS48A  
MTD48  
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
74LVT16373MTD  
(Note 2)  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
74LVTH16373GX  
(Note 1)  
BGA54A  
(Preliminary)  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
[TAPE and REEL]  
74LVTH16373MEA  
(Note 2)  
MS48A  
MTD48  
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
74LVTH16373MTD  
(Note 2)  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Note 1: BGA package available in Tape and Reel only.  
Note 2: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
© 2005 Fairchild Semiconductor Corporation  
DS012021  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

74LVT16373MTDX 替代型号

型号 品牌 替代类型 描述 数据表
74LVT16373MTD FAIRCHILD

类似代替

 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs
SN74LVTH162373DGGR TI

功能相似

 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVTH16373DGGR TI

功能相似

 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74LVT16373MTDX相关器件

型号 品牌 获取价格 描述 数据表
74LVT16373MTDX_NL FAIRCHILD

获取价格

 		Bus Driver, LVT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO48, 6.10 MM, MO-153, TSSOP
74LVT16374 FAIRCHILD

获取价格

 		Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs
74LVT16374A NXP

获取价格

 		3.3V LVT 16-bit edge-triggered D-type flip-flop 3-State
74LVT16374ADGG NXP

获取价格

 		3.3V LVT 16-bit edge-triggered D-type flip-flop 3-State
74LVT16374ADGG NEXPERIA

获取价格

 		3.3 V 16-bit edge-triggered D-type flip-flop; 3-stateProduction
74LVT16374ADGG,112 NXP

获取价格

 		74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48
74LVT16374ADGG,118 NXP

获取价格

 		74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48
74LVT16374ADGG,512 NXP

获取价格

 		74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48
74LVT16374ADGG,518 NXP

获取价格

 		74LVT16374A; 74LVTH16374A - 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state TSSOP 48
74LVT16374ADL NXP

获取价格

 		3.3V LVT 16-bit edge-triggered D-type flip-flop 3-State

与74LVT16373MTDX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证