5秒后页面跳转
74LVQ373MTR PDF预览

74LVQ373MTR

更新时间: 2024-11-18 04:47:55
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
13页 292K
描述
LOW VOLTAGE CMOS OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING

74LVQ373MTR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.26
Is Samacsys:N系列:LVQ
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:12 ns传播延迟(tpd):15.5 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

74LVQ373MTR 数据手册

 浏览型号74LVQ373MTR的Datasheet PDF文件第2页浏览型号74LVQ373MTR的Datasheet PDF文件第3页浏览型号74LVQ373MTR的Datasheet PDF文件第4页浏览型号74LVQ373MTR的Datasheet PDF文件第5页浏览型号74LVQ373MTR的Datasheet PDF文件第6页浏览型号74LVQ373MTR的Datasheet PDF文件第7页 
74LVQ373  
LOW VOLTAGE CMOS OCTAL D-TYPE LATCH  
WITH 3 STATE OUTPUTS NON INVERTING  
HIGH SPEED:  
= 5.8 ns (TYP.) at V = 3.3 V  
t
PD  
CC  
COMPATIBLE WITH TTL OUTPUTS  
LOW POWER DISSIPATION:  
I
= 4 µA (MAX.) at T =25°C  
A
CC  
LOW NOISE:  
= 0.4V (TYP.) at V = 3.3V  
75TRANSMISSION LINE OUTPUT DRIVE  
CAPABILITY  
V
OLP  
CC  
SOP  
TSSOP  
Table 1: Order Codes  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 12mA (MIN) at V = 3.0 V  
OH  
OL  
CC  
T & R  
PCI BUS LEVELS GUARANTEED AT 24 mA  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVQ373MTR  
74LVQ373TTR  
t
t
PHL  
TSSOP  
PLH  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 373  
V
enable input (LE) and an output enable input (OE).  
While the LE inputs is held at a high level, the Q  
outputs will follow the data input precisely.  
When the LE is taken low, the Q outputs will be  
latched precisely at the logic level of D input data.  
While the (OE) input is low, the 8 outputs will be in  
a normal logic state (high or low logic level) and  
while high level the outputs will be in a high  
impedance state.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
CC  
IMPROVED LATCH-UP IMMUNITY  
DESCRIPTION  
The 74LVQ373 is a low voltage CMOS OCTAL  
D-TYPE LATCH with 3 STATE OUTPUT NON  
INVERTING fabricated with sub-micron silicon  
gate and double-layer metal wiring C MOS  
technology. It is ideal for low power and low noise  
3.3V applications.  
2
These 8 bit D-Type latch are controlled by a latch  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 5  
1/13  
July 2004  

与74LVQ373MTR相关器件

型号 品牌 获取价格 描述 数据表
74LVQ373QSC FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373QSCX FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373SC FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373SCX FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373SJ FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373SJX FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVQ373T STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING
74LVQ373TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING
74LVQ374 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVQ374_01 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs