5秒后页面跳转
74LVQ241SJX PDF预览

74LVQ241SJX

更新时间: 2024-11-19 23:24:27
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
6页 65K
描述
Dual 4-Bit Non-Inverting Buffer/Driver

74LVQ241SJX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.3
针数:20Reach Compliance Code:compliant
风险等级:5.26Is Samacsys:N
其他特性:OUTPUT ENABLE ACTIVE HIGH FOR ONE FUNCTION控制类型:ENABLE LOW/HIGH
系列:LVQJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.012 A湿度敏感等级:1
位数:4功能数量:2
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:9.5 ns
传播延迟(tpd):14 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.3 mm
Base Number Matches:1

74LVQ241SJX 数据手册

 浏览型号74LVQ241SJX的Datasheet PDF文件第2页浏览型号74LVQ241SJX的Datasheet PDF文件第3页浏览型号74LVQ241SJX的Datasheet PDF文件第4页浏览型号74LVQ241SJX的Datasheet PDF文件第5页浏览型号74LVQ241SJX的Datasheet PDF文件第6页 
February 1992  
Revised June 2001  
74LVQ241  
Low Voltage Octal Buffer/Line Driver  
with 3-STATE Outputs  
General Description  
Features  
Ideal for low power/low noise 3.3V applications  
The LVQ241 is an octal buffer and line driver designed to  
be employed as a memory address driver, clock driver and  
bus oriented transmitter or receiver which provides  
improved PC board density.  
Implements patented EMI reduction circuitry  
Available in SOIC JEDEC, SOIC EIAJ and QSOP pack-  
ages  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Improved latch-up immunity  
Guaranteed incident wave switching into 75  
4 kV minimum ESD immunity  
Ordering Code:  
Order Number  
74LVQ241SC  
74LVQ241SJ  
Package Number  
M20B  
Package Description  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide  
M20D  
74LVQ241QSC  
MQA20  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Diagram  
Connection Diagram  
IEEE/IEC  
Truth Tables  
Inputs  
OE1  
Outputs  
In  
(Pins 12, 14, 16, 18)  
Pin Descriptions  
L
L
L
H
X
L
H
Z
Pin Names  
Description  
H
OE1, OE2  
I0I7  
3-STATE Output Enable Inputs  
Inputs  
OE2  
Outputs  
Inputs  
In  
(Pins 3, 5, 7, 9)  
O0O7  
Outputs  
L
H
H
X
H
L
Z
H
L
H = HIGH Voltage Level X = Immaterial  
L = LOW Voltage Level Z = High Impedance  
© 2001 Fairchild Semiconductor Corporation  
DS011355  
www.fairchildsemi.com  

与74LVQ241SJX相关器件

型号 品牌 获取价格 描述 数据表
74LVQ241T STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED
74LVQ241TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
74LVQ244 STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON-INVERTED
74LVQ244 FAIRCHILD

获取价格

Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVQ244_01 FAIRCHILD

获取价格

Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs
74LVQ244_04 STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
74LVQ244M STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON-INVERTED
74LVQ244MSA FAIRCHILD

获取价格

Bus Driver, LVQ Series, 2-Func, 4-Bit, True Output, PDSO20
74LVQ244MSAX FAIRCHILD

获取价格

暂无描述
74LVQ244MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)