5秒后页面跳转
74LVQ00MTR PDF预览

74LVQ00MTR

更新时间: 2024-01-22 22:55:39
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 输入元件
页数 文件大小 规格书
11页 288K
描述
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE

74LVQ00MTR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP14,.25
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.78
Is Samacsys:N系列:LVQ
JESD-30 代码:R-PDSO-G14JESD-609代码:e0
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:NAND GATE最大I(ol):0.024 A
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:9 ns传播延迟(tpd):14 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.2 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

74LVQ00MTR 数据手册

 浏览型号74LVQ00MTR的Datasheet PDF文件第2页浏览型号74LVQ00MTR的Datasheet PDF文件第3页浏览型号74LVQ00MTR的Datasheet PDF文件第4页浏览型号74LVQ00MTR的Datasheet PDF文件第5页浏览型号74LVQ00MTR的Datasheet PDF文件第6页浏览型号74LVQ00MTR的Datasheet PDF文件第7页 
74LVQ00  
LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE  
HIGH SPEED:  
= 5.5ns (TYP.) at V = 3.3 V  
t
PD  
CC  
COMPATIBLE WITH TTL OUTPUTS  
LOW POWER DISSIPATION:  
I
= 2µA (MAX.) at T =25°C  
CC  
A
LOW NOISE:  
= 0.3V (TYP.) at V = 3.3V  
75TRANSMISSION LINE DRIVING  
CAPABILITY  
SOP  
TSSOP  
V
OLP  
CC  
Table 1: Order Codes  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 12mA (MIN) at V = 3.0V  
OH  
OL  
CC  
T & R  
PCI BUS LEVELS GUARANTEED AT 24 mA  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVQ00MTR  
74LVQ00TTR  
TSSOP  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 00  
V
technology. It is ideal for low power and low noise  
3.3V applications.  
The internal circuit is composed of 3 stages  
including buffer output, which enables high noise  
immunity and stable output.  
CC  
IMPROVED LATCH-UP IMMUNITY  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74LVQ00 is a low voltage CMOS QUAD  
2-INPUT NAND GATE fabricated with sub-micron  
2
silicon gate and double-layer metal wiring C MOS  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 5  
1/11  
July 2004  

与74LVQ00MTR相关器件

型号 品牌 描述 获取价格 数据表
74LVQ00PC TI LVQ SERIES, QUAD 2-INPUT NAND GATE, PDIP14, PLASTIC, DIP-14

获取价格

74LVQ00SC FAIRCHILD Low Voltage Quad 2-Input NAND Gate

获取价格

74LVQ00SCX FAIRCHILD Low Voltage Quad 2-Input NAND Gate

获取价格

74LVQ00SJ FAIRCHILD Low Voltage Quad 2-Input NAND Gate

获取价格

74LVQ00SJX FAIRCHILD Low Voltage Quad 2-Input NAND Gate

获取价格

74LVQ00T STMICROELECTRONICS QUAD 2-INPUT NAND GATE

获取价格