5秒后页面跳转
74LVCHR32245AZKER PDF预览

74LVCHR32245AZKER

更新时间: 2024-11-04 23:14:15
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
11页 249K
描述
32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74LVCHR32245AZKER 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Lifetime Buy零件包装代码:BGA
包装说明:LFBGA, BGA96,6X16,32针数:96
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:7.55
Is Samacsys:N控制类型:COMMON CONTROL
计数方向:BIDIRECTIONAL系列:LVC/LCX/Z
JESD-30 代码:R-PBGA-B96JESD-609代码:e1
长度:13.5 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.012 A湿度敏感等级:3
位数:8功能数量:4
端口数量:2端子数量:96
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA96,6X16,32封装形状:RECTANGULAR
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.04 mAProp。Delay @ Nom-Sup:4.8 ns
传播延迟(tpd):12.5 ns认证状态:Not Qualified
座面最大高度:1.4 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:5.5 mmBase Number Matches:1

74LVCHR32245AZKER 数据手册

 浏览型号74LVCHR32245AZKER的Datasheet PDF文件第2页浏览型号74LVCHR32245AZKER的Datasheet PDF文件第3页浏览型号74LVCHR32245AZKER的Datasheet PDF文件第4页浏览型号74LVCHR32245AZKER的Datasheet PDF文件第5页浏览型号74LVCHR32245AZKER的Datasheet PDF文件第6页浏览型号74LVCHR32245AZKER的Datasheet PDF文件第7页 
SN74LVCHR32245A  
32-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES601AUGUST 2004REVISED SEPTEMBER 2005  
FEATURES  
Member of the Texas Instruments Widebus+™  
Family  
Ioff Supports Partial-Power-Down Mode  
Operation  
Operates From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.8 ns at 3.3 V  
Supports Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With 3.3-V  
VCC  
)
Other Products to Consider: SN74LVC32245,  
SN74LVCH32245A, SN74LVCR32245A  
Input and Output Ports Have Equivalent 26-  
Series Resistors, So No External Resistors  
Are Required  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Typical VOHV (Output VOH Undershoot) >2 V at  
VCC = 3.3 V, TA = 25°C  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This 32-bit (quad-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V VCC operation.  
The SN74LVCHR32245A is designed for asynchronous communication between data buses. The  
control-function implementation minimizes external timing requirements.  
This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows  
data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the  
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses  
are effectively isolated.  
The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of this device for down  
translation in a mixed-voltage environment.  
The outputs, which are designed to sink up to 12 mA, include equivalent 26-resistors to reduce overshoot and  
undershoot.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or  
pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input  
circuit and is not disabled by OE or DIR.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVCHR32245AKR  
TOP-SIDE MARKING  
LFBGA – GKE  
LFBGA – ZKE (Pb-free)  
–40°C to 85°C  
Tape and reel  
LQ245A  
74LVCHR32245AZKER  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus+ is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

74LVCHR32245AZKER 替代型号

型号 品牌 替代类型 描述 数据表
74ALVCH32245ZKER TI

完全替代

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCHR32245AKR TI

完全替代

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCR32245AZKER TI

完全替代

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与74LVCHR32245AZKER相关器件

型号 品牌 获取价格 描述 数据表
74LVCR162245A RENESAS

获取价格

3.3V CMOS 16-Bit Bus Transceiver with 3-State Outputs, 5.0V Tolerant I/O
74LVCR162245APA IDT

获取价格

Bus Driver/Transceiver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, TSSOP-
74LVCR162245APAG IDT

获取价格

3.3V CMOS 16-BIT BUS TRANSCEIVER
74LVCR162245APAG8 IDT

获取价格

3.3V CMOS 16-BIT BUS TRANSCEIVER
74LVCR162245APV IDT

获取价格

Bus Driver/Transceiver, LVC/LCX/Z Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, SSOP-4
74LVCR162245APVG IDT

获取价格

3.3V CMOS 16-BIT BUS TRANSCEIVER
74LVCR162245APVG8 IDT

获取价格

3.3V CMOS 16-BIT BUS TRANSCEIVER
74LVCR162245DGGRE4 TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
74LVCR162245DGGRG4 TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
74LVCR162245DLG4 TI

获取价格

16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS