5秒后页面跳转
74LVCH32245AEC/G;5 PDF预览

74LVCH32245AEC/G;5

更新时间: 2024-11-05 15:40:15
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路
页数 文件大小 规格书
15页 126K
描述
74LVCH32245A - 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state BGA 96-Pin

74LVCH32245AEC/G;5 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:LFBGA,
针数:96Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.72
系列:LVC/LCX/ZJESD-30 代码:R-PBGA-B96
长度:13.5 mm逻辑集成电路类型:BUS TRANSCEIVER
湿度敏感等级:4位数:8
功能数量:4端口数量:2
端子数量:96最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):240
传播延迟(tpd):4.7 ns认证状态:Not Qualified
座面最大高度:1.5 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:5.5 mm
Base Number Matches:1

74LVCH32245AEC/G;5 数据手册

 浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第2页浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第3页浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第4页浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第5页浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第6页浏览型号74LVCH32245AEC/G;5的Datasheet PDF文件第7页 
74LVCH32245A  
32-bit bus transceiver with direction pin; 5 V tolerant; 3-state  
Rev. 5 — 15 December 2011  
Product data sheet  
1. General description  
The 74LVCH32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible  
outputs in both send and receive directions. The device features four output enable (nOE)  
inputs for easy cascading and four send/receive (nDIR) inputs for direction control.  
Pin nOE controls the outputs so that the buses are effectively isolated.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices in mixed  
3.3 V and 5 V applications.  
To ensure the high-impedance state during power-up or power-down, pin nOE should be  
tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by  
the current-sinking capability of the driver.  
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused  
inputs.  
2. Features and benefits  
5 V tolerant inputs/outputs for interfacing with 5 V logic  
Wide supply voltage range from 2.3 V to 3.6 V  
CMOS low power consumption  
MULTIBYTE flow-through standard pin-out architecture  
Low inductance multiple power and ground pins for minimum noise and ground  
bounce  
Direct interface with TTL levels  
Inputs accept voltages up to 5.5 V  
High-impedance when VCC = 0 V  
All data inputs have bus hold  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and 40 C to +125 C  
Packaged in plastic fine-pitch ball grid array package  
 
 

与74LVCH32245AEC/G;5相关器件

型号 品牌 获取价格 描述 数据表
74LVCH32245AEC-S NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 9-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96, 13.50 X 5.50 X 1.05 MM,
74LVCH32373A NXP

获取价格

32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state
74LVCH32373AEC NXP

获取价格

32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state
74LVCH32373AEC,518 NXP

获取价格

74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B
74LVCH32373AEC,551 NXP

获取价格

74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B
74LVCH32373AEC/G,5 NXP

获取价格

74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B
74LVCH32373AEC/G;5 NXP

获取价格

74LVCH32373A - 32-bit transparent D-type latch with 5 V tolerant inputs/outputs; 3-state B
74LVCH32373AEC-S NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96, Bus Driver/
74LVCH32374A NXP

获取价格

32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
74LVCH32374AEC NXP

获取价格

32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state