5秒后页面跳转
74LVCH2T45GD PDF预览

74LVCH2T45GD

更新时间: 2024-01-14 06:25:39
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
36页 1196K
描述
Dual supply translating transceiver; 3-state

74LVCH2T45GD 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.35控制类型:COMMON CONTROL
计数方向:BIDIRECTIONAL系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-N8JESD-609代码:e4
长度:3 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:2功能数量:1
端口数量:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装等效代码:SOLCC8,.11,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):23.5 ns认证状态:Not Qualified
座面最大高度:0.5 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):1.5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30翻译:N/A
宽度:2 mmBase Number Matches:1

74LVCH2T45GD 数据手册

 浏览型号74LVCH2T45GD的Datasheet PDF文件第2页浏览型号74LVCH2T45GD的Datasheet PDF文件第3页浏览型号74LVCH2T45GD的Datasheet PDF文件第4页浏览型号74LVCH2T45GD的Datasheet PDF文件第5页浏览型号74LVCH2T45GD的Datasheet PDF文件第6页浏览型号74LVCH2T45GD的Datasheet PDF文件第7页 
74LVC2T45; 74LVCH2T45  
Dual supply translating transceiver; 3-state  
Rev. 4 — 20 August 2010  
Product data sheet  
1. General description  
The 74LVC2T45; 74LVCH2T45 are dual bit, dual supply translating transceivers with  
3-state outputs that enable bidirectional level translation. They feature two data  
input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (VCC(A)  
and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 1.2 V and  
5.5 V making the device suitable for translating between any of the low voltage nodes  
(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to VCC(A) and  
pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a  
LOW on DIR allows transmission from nB to nA.  
The devices are fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing any damaging backflow current through the  
device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at  
GND level, both A port and B port are in the high-impedance OFF-state.  
Active bus hold circuitry in the 74LVCH2T45 holds unused or floating data inputs at a valid  
logic level.  
2. Features and benefits  
„ Wide supply voltage range:  
‹ VCC(A): 1.2 V to 5.5 V  
‹ VCC(B): 1.2 V to 5.5 V  
„ High noise immunity  
„ Complies with JEDEC standards:  
‹ JESD8-7 (1.2 V to 1.95 V)  
‹ JESD8-5 (1.8 V to 2.7 V)  
‹ JESD8C (2.7 V to 3.6 V)  
‹ JESD36 (4.5 V to 5.5 V)  
„ ESD protection:  
‹ HBM JESD22-A114F Class 3A exceeds 4000 V  
‹ MM JESD22-A115-A exceeds 200 V  
‹ CDM JESD22-C101E exceeds 1000 V  
„ Maximum data rates:  
‹ 420 Mbps (3.3 V to 5.0 V translation)  
‹ 210 Mbps (translate to 3.3 V))  
‹ 140 Mbps (translate to 2.5 V)  
‹ 75 Mbps (translate to 1.8 V)  
‹ 60 Mbps (translate to 1.5 V)  

与74LVCH2T45GD相关器件

型号 品牌 获取价格 描述 数据表
74LVCH2T45GD,125 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
74LVCH2T45GF NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GF,115 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
74LVCH2T45GM NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GM,125 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state QFN 8-Pin
74LVCH2T45GN NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GN NEXPERIA

获取价格

Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GS NXP

获取价格

Dual supply translating transceiver; 3-state
74LVCH2T45GS NEXPERIA

获取价格

Dual supply translating transceiver; 3-stateProduction
74LVCH2T45GT NXP

获取价格

Dual supply translating transceiver; 3-state