5秒后页面跳转
74LVC3G17DC-Q100 PDF预览

74LVC3G17DC-Q100

更新时间: 2024-10-03 02:56:59
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
12页 219K
描述
Triple non-inverting Schmitt trigger with 5 V tolerant input

74LVC3G17DC-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:VSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.59
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G8
长度:2.3 mm逻辑集成电路类型:BUFFER
湿度敏感等级:1功能数量:3
输入次数:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):13.1 ns
筛选级别:AEC-Q100座面最大高度:1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:2 mmBase Number Matches:1

74LVC3G17DC-Q100 数据手册

 浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第2页浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第3页浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第4页浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第5页浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第6页浏览型号74LVC3G17DC-Q100的Datasheet PDF文件第7页 
74LVC3G17-Q100  
Triple non-inverting Schmitt trigger with 5 V tolerant input  
Rev. 3 — 27 November 2018  
Product data sheet  
1. General description  
The 74LVC3G17-Q100 provides three non-inverting buffers with Schmitt trigger input. It is capable  
of transforming slowly changing input signals into sharply defined, jitter-free output signals.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the  
74LVC3G17-Q100 as a translator in a mixed 3.3 V and 5 V environment.  
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing a damaging backflow current through the device when it is powered  
down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and from -40 °C to +125 °C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
±24 mA output drive (VCC = 3.0 V)  
CMOS low-power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
3. Applications  
Wave and pulse shapers for highly noisy environments  
4. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC3G17DP-Q100 -40 °C to +125 °C  
TSSOP8 plastic thin shrink small outline package; 8 leads; SOT505-2  
body width 3 mm; lead length 0.5 mm  
74LVC3G17DC-Q100 -40 °C to +125 °C  
VSSOP8 plastic very thin shrink small outline package;  
8 leads; body width 2.3 mm  
SOT765-1  
 
 
 
 

与74LVC3G17DC-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC3G17DP NXP

获取价格

Triple non-inverting Schmitt trigger with 5 V tolerant input
74LVC3G17DP NEXPERIA

获取价格

Triple non-inverting Schmitt trigger with 5 V tolerant inputProduction
74LVC3G17DP-Q100 NEXPERIA

获取价格

Triple non-inverting Schmitt trigger with 5 V tolerant input
74LVC3G17DP-Q100,125 NXP

获取价格

Buffer, LVC/LCX/Z Series, 3-Func, 1-Input, CMOS, PDSO8
74LVC3G17GD NXP

获取价格

Triple non-inverting Schmitt trigger with 5 V tolerant input
74LVC3G17GD,125 NXP

获取价格

74LVC3G17 - Triple non-inverting Schmitt trigger with 5 V tolerant input SON 8-Pin
74LVC3G17GF NXP

获取价格

LVC/LCX/Z SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 1.35 X 1 MM, 0.5 MM HEIGHT, MO-25
74LVC3G17GF,115 NXP

获取价格

74LVC3G17 - Triple non-inverting Schmitt trigger with 5 V tolerant input SON 8-Pin
74LVC3G17GM NXP

获取价格

Triple non-inverting Schmitt trigger with 5 V tolerant input
74LVC3G17GM,115 NXP

获取价格

74LVC3G17 - Triple non-inverting Schmitt trigger with 5 V tolerant input QFN 8-Pin