5秒后页面跳转
74LVC2T45 PDF预览

74LVC2T45

更新时间: 2023-12-18 00:00:00
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
32页 650K
描述
Dual supply translating transceiver; 3-state

74LVC2T45 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:1 X 1.95 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT833-1, SON-8针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.36
控制类型:COMMON CONTROL计数方向:BIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-N8
JESD-609代码:e3长度:1.95 mm
逻辑集成电路类型:BUS TRANSCEIVER最大I(ol):0.024 A
湿度敏感等级:1位数:2
功能数量:1端口数量:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 V传播延迟(tpd):23.5 ns
认证状态:Not Qualified座面最大高度:0.5 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):1.5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
翻译:N/A宽度:1 mm
Base Number Matches:1

74LVC2T45 数据手册

 浏览型号74LVC2T45的Datasheet PDF文件第2页浏览型号74LVC2T45的Datasheet PDF文件第3页浏览型号74LVC2T45的Datasheet PDF文件第4页浏览型号74LVC2T45的Datasheet PDF文件第5页浏览型号74LVC2T45的Datasheet PDF文件第6页浏览型号74LVC2T45的Datasheet PDF文件第7页 
74LVC2T45; 74LVCH2T45  
Dual supply translating transceiver; 3-state  
Rev. 03 — 19 January 2010  
Product data sheet  
1. General description  
The 74LVC2T45; 74LVCH2T45 are dual bit, dual supply translating transceivers with  
3-state outputs that enable bidirectional level translation. They feature two data  
input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (VCC(A)  
and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 1.2 V and  
5.5 V making the device suitable for translating between any of the low voltage nodes  
(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to VCC(A) and  
pins nB are referenced to VCC(B). A HIGH on DIR allows transmission from nA to nB and a  
LOW on DIR allows transmission from nB to nA.  
The devices are fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing any damaging backflow current through the  
device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at  
GND level, both A port and B port are in the high-impedance OFF-state.  
Active bus hold circuitry in the 74LVCH2T45 holds unused or floating data inputs at a valid  
logic level.  
2. Features  
„ Wide supply voltage range:  
‹ VCC(A): 1.2 V to 5.5 V  
‹ VCC(B): 1.2 V to 5.5 V  
„ High noise immunity  
„ Complies with JEDEC standards:  
‹ JESD8-7 (1.2 V to 1.95 V)  
‹ JESD8-5 (1.8 V to 2.7 V)  
‹ JESD8C (2.7 V to 3.6 V)  
‹ JESD36 (4.5 V to 5.5 V)  
„ ESD protection:  
‹ HBM JESD22-A114E Class 3A exceeds 4000 V  
‹ MM JESD22-A115-A exceeds 200 V  
‹ CDM JESD22-C101C exceeds 1000 V  
„ Maximum data rates:  
‹ 420 Mbps (3.3 V to 5.0 V translation)  
‹ 210 Mbps (translate to 3.3 V))  
‹ 140 Mbps (translate to 2.5 V)  
‹ 75 Mbps (translate to 1.8 V)  
‹ 60 Mbps (translate to 1.5 V)  

与74LVC2T45相关器件

型号 品牌 获取价格 描述 数据表
74LVC2T45_1 NXP

获取价格

Dual supply translating transceiver; 3-state
74LVC2T45DC NXP

获取价格

Dual supply translating transceiver; 3-state
74LVC2T45DC NEXPERIA

获取价格

Dual supply translating transceiver; 3-stateProduction
74LVC2T45DC,125 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SSOP 8-Pin
74LVC2T45DC-Q100 NEXPERIA

获取价格

Dual supply translating transceiver; 3-state
74LVC2T45FK TOSHIBA

获取价格

1-Bit×2 Dual Supply Bus Transceiver with Powe
74LVC2T45GD NXP

获取价格

Dual supply translating transceiver; 3-state
74LVC2T45GD,125 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin
74LVC2T45GF NXP

获取价格

Dual supply translating transceiver; 3-state
74LVC2T45GF,115 NXP

获取价格

74LVC2T45; 74LVCH2T45 - Dual supply translating transceiver; 3-state SON 8-Pin