5秒后页面跳转
捷配首页

Datasheet > 74LVC2G74DP,125
74LVC2G74DP,125 PDF预览

74LVC2G74DP,125

更新时间： 2024-11-20 04:16:31
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
25页 296K
描述
74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger TSSOP 8-Pin

阅读下载

中文翻译

获取价格

74LVC2G74DP,125 数据手册

 浏览型号74LVC2G74DP,125的Datasheet PDF文件第2页浏览型号74LVC2G74DP,125的Datasheet PDF文件第3页浏览型号74LVC2G74DP,125的Datasheet PDF文件第4页浏览型号74LVC2G74DP,125的Datasheet PDF文件第5页浏览型号74LVC2G74DP,125的Datasheet PDF文件第6页浏览型号74LVC2G74DP,125的Datasheet PDF文件第7页 
74LVC2G74  
Single D-type flip-flop with set and reset; positive edge trigger  
Rev. 10 — 2 April 2013  
Product data sheet  
1. General description  
The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data (D)  
inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q  
outputs.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing damaging backflow current through the device  
when it is powered down.  
The set and reset are asynchronous active LOW inputs and operate independently of the  
clock input. Information on the data input is transferred to the Q output on the  
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable, one set-up time  
prior to the LOW-to-HIGH clock transition for predictable operation.  
Schmitt-trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
24 mA output drive (VCC = 3.0 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
1234567...25

中文翻译

下载PDF

74LVC2G74DP,125 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G74DP NEXPERIA

类似代替

 Single D-type flip-flop with set and reset; positive edge triggerProduction
SN74LVC1G74DCTR TI

功能相似

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74DCTR TI

功能相似

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

与74LVC2G74DP,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G74DP-G NXP

获取价格

 		Single D-type flip-flop with set and reset; positive edge trigger
74LVC2G74DP-Q100 NEXPERIA

获取价格

 		Single D-type flip-flop with set and reset; positive edge trigger
74LVC2G74GD NXP

获取价格

 		Single D-type flip-flop with set and reset; positive edge trigger
74LVC2G74GD,125 NXP

获取价格

 		74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin
74LVC2G74GF NXP

获取价格

 		Single D-type flip-flop with set and reset; positive edge trigger
74LVC2G74GF,115 NXP

获取价格

 		74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger SON 8-Pin
74LVC2G74GM NXP

获取价格

 		Single D-type flip-flop with set and reset; positive edge trigger
74LVC2G74GM,125 NXP

获取价格

 		74LVC2G74 - Single D-type flip-flop with set and reset; positive edge trigger QFN 8-Pin
74LVC2G74GM-G NXP

获取价格

 		IC,FLIP-FLOP,SINGLE,D TYPE,LCX/LVC-CMOS,LLCC,8PIN,PLASTIC
74LVC2G74GN NEXPERIA

获取价格

 		Single D-type flip-flop with set and reset; positive edge triggerProduction

与74LVC2G74DP,125相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证