5秒后页面跳转
74LVC257APW PDF预览

74LVC257APW

更新时间: 2024-09-29 11:13:55
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
14页 257K
描述
Quad 2-input multiplexer with 5 V tolerant inputs/outputs; 3-stateProduction

74LVC257APW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.59
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:MULTIPLEXER湿度敏感等级:1
功能数量:4输入次数:2
输出次数:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):12.3 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74LVC257APW 数据手册

 浏览型号74LVC257APW的Datasheet PDF文件第2页浏览型号74LVC257APW的Datasheet PDF文件第3页浏览型号74LVC257APW的Datasheet PDF文件第4页浏览型号74LVC257APW的Datasheet PDF文件第5页浏览型号74LVC257APW的Datasheet PDF文件第6页浏览型号74LVC257APW的Datasheet PDF文件第7页 
74LVC257A  
Quad 2-input multiplexer with 5 V tolerant inputs/outputs;  
3-state  
Rev. 8 — 31 August 2021  
Product data sheet  
1. General description  
The 74LVC257A is a quad 2-input multiplexer; 3-state. Inputs can be driven from either 3.3 V or  
5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
environments.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.  
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry  
disables the output, preventing the potentially damaging backflow current through the device when  
it is powered down.  
2. Features and benefits  
Overvoltage tolerant inputs to 5.5 V  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low-power consumption  
Direct interface with TTL levels  
Output drive capability 50 Ω transmission lines at 85 °C  
IOFF circuitry provides partial Power-down mode operation  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC257AD  
-40 °C to +125 °C  
SO16  
plastic small outline package; 16 leads;  
body width 3.9 mm  
SOT109-1  
74LVC257APW -40 °C to +125 °C  
74LVC257ABQ -40 °C to +125 °C  
TSSOP16  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
SOT403-1  
SOT763-1  
DHVQFN16 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 16 terminals;  
body 2.5 × 3.5 × 0.85 mm  
 
 
 

与74LVC257APW相关器件

型号 品牌 获取价格 描述 数据表
74LVC257APW,112 NXP

获取价格

74LVC257A - Quad 2-input multiplexer with 5 V tolerant inputs/outputs; 3-state TSSOP 16-Pi
74LVC257APWDH NXP

获取价格

Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs 3-State
74LVC257APW-Q100 NEXPERIA

获取价格

Quad 2-input multiplexer with 5 V tolerant inputs/outputs; 3-stateProduction
74LVC257APW-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16, PLASTIC, TSSO
74LVC258D-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC258PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, Multiplex
74LVC259DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, FF/Latch
74LVC259D-T NXP

获取价格

IC LVC/LCX/Z SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16, FF/Latch
74LVC2623AD NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC2623ADB NXP

获取价格

IC LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver