5秒后页面跳转
74LVC1T45GW-Q100 PDF预览

74LVC1T45GW-Q100

更新时间: 2024-11-27 14:47:07
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
29页 311K
描述
IC,BUS TRANSCEIVER,SINGLE,1-BIT,LCX/LVC-CMOS,TSSOP,6PIN,PLASTIC

74LVC1T45GW-Q100 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:SC-88, 6 PINReach Compliance Code:compliant
风险等级:5.74控制类型:COMMON CONTROL
计数方向:BIDIRECTIONALJESD-30 代码:R-PDSO-G6
最大I(ol):0.024 A位数:1
功能数量:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
电源:3.3 V认证状态:AUTOMOTIVE
筛选级别:AEC-Q100子类别:Bus Driver/Transceivers
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:Automotive
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL翻译:1.8/5V &1.8/5V
Base Number Matches:1

74LVC1T45GW-Q100 数据手册

 浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第2页浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第3页浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第4页浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第5页浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第6页浏览型号74LVC1T45GW-Q100的Datasheet PDF文件第7页 
74LVC1T45-Q100;  
74LVCH1T45-Q100  
Dual supply translating transceiver; 3-state  
Rev. 2 — 30 May 2016  
Product data sheet  
1. General description  
The 74LVC1T45-Q100; 74LVCH1T45-Q100 are single bit, dual supply transceivers with  
3-state outputs that enable bidirectional level translation. They feature two 1-bit  
input-output ports (A and B), a direction control input (DIR) and dual supply pins (VCC(A)  
and VCC(B)). Both VCC(A) and VCC(B) can be supplied with any voltage between 1.2 V and  
5.5 V. This flexibility makes the device suitable for translating between any of the low  
voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins A and DIR are referenced  
to VCC(A) and pin B is referenced to VCC(B). A HIGH on DIR allows transmission from A to  
B and a LOW on DIR allows transmission from B to A.  
The devices are fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing any damaging backflow current through the  
device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at  
GND level, both A port and B port are in the high-impedance OFF-state.  
Active bus hold circuitry in the 74LVCH1T45-Q100 holds unused or floating data inputs at  
a valid logic level.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range:  
VCC(A): 1.2 V to 5.5 V  
VCC(B): 1.2 V to 5.5 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
MIL-STD-883, method 3015 Class 3A exceeds 4000 V  
HBM JESD22-A114F Class 3A exceeds 4000 V  

与74LVC1T45GW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC1T45GW-Q100H NXP

获取价格

74LVC(H)1T45-Q100 - Dual supply translating transceiver; 3-state TSSOP 6-Pin
74LVC1T45-Q100 NEXPERIA

获取价格

Dual supply translating transceiver; 3-state
74LVC1T45W6 DIODES

获取价格

SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS
74LVC1T45W6-7 DIODES

获取价格

SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS
74LVC1T45Z6 DIODES

获取价格

SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS
74LVC1T45Z6-7 DIODES

获取价格

SINGLE BIT DUAL POWER SUPPLY TRANSLATING TRANSCEIVER WITH 3 STATE OUTPUTS
74LVC20DB NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate
74LVC20DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate
74LVC20D-T NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL 4-INPUT NAND GATE, PDSO14, Gate
74LVC2240AD ETC

获取价格

Dual 4-Bit Inverting Buffer/Driver