Datasheet > 逻辑 > 栅极> 74LVC1G38GM

74LVC1G38GM

更新时间： 2024-11-17 05:05:51

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LVC1G38GM 数据手册

74LVC1G38

2-input NAND gate; open drain

Rev. 03 — 27 August 2007

Product data sheet

1. General description

The 74LVC1G38 provides a 2-input NAND function.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

device as translator in a mixed 3.3 V and 5 V environment.

This device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing the damaging backﬂow current through the device

when it is powered down.

2. Features

I Wide supply voltage range from 1.65 V to 5.5 V

I 5 V tolerant outputs for interfacing with 5 V logic

I High noise immunity

I Complies with JEDEC standard:

N JESD8-7 (1.65 V to 1.95 V)

N JESD8-5 (2.3 V to 2.7 V)

N JESD8-B/JESD36 (2.7 V to 3.6 V).

I ESD protection:

N HBM JESD22-A114E exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

I ±24 mA output drive (V_CC= 3.0 V)

I CMOS low power consumption

I Open drain outputs

I Latch-up performance exceeds 250 mA

I Direct interface with TTL levels

I Inputs accept voltages up to 5 V

I Multiple package options

I Speciﬁed from −40 °C to +125 °C.

12 3 4 5 6 7...15

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LVC1G38GN	NEXPERIA	获取价格	2-input NAND gate; open drainProduction
74LVC1G38GS	NEXPERIA	获取价格	2-input NAND gate; open drainProduction
74LVC1G38GV	NXP	获取价格	2-input NAND gate; open drain
74LVC1G38GV	NEXPERIA	获取价格	2-input NAND gate; open drainProduction
74LVC1G38GV-Q100	NEXPERIA	获取价格	2-input NAND gate; open drain
74LVC1G38GW	NXP	获取价格	2-input NAND gate; open drain
74LVC1G38GW	NEXPERIA	获取价格	2-input NAND gate; open drainProduction
74LVC1G38GW-Q100	NEXPERIA	获取价格	2-input NAND gate; open drain
74LVC1G38GW-Q100,125	NXP	获取价格	NAND Gate, LVC/LCX/Z Series, 1-Func, 2-Input, CMOS, PDSO5
74LVC1G38GW-Q100H	NXP	获取价格	74LVC1G38-Q100 - 2-input NAND gate; open drain TSSOP 5-Pin