5秒后页面跳转
74LVC1G386GW,125 PDF预览

74LVC1G386GW,125

更新时间: 2024-01-16 00:38:31
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路石英晶振
页数 文件大小 规格书
12页 63K
描述
74LVC1G386 - 3-input EXCLUSIVE-OR gate TSSOP 6-Pin

74LVC1G386GW,125 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:TSSOP包装说明:TSSOP,
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:1.03
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G6
JESD-609代码:e3长度:2 mm
逻辑集成电路类型:XOR GATE湿度敏感等级:1
功能数量:1输入次数:3
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):22 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74LVC1G386GW,125 数据手册

 浏览型号74LVC1G386GW,125的Datasheet PDF文件第2页浏览型号74LVC1G386GW,125的Datasheet PDF文件第3页浏览型号74LVC1G386GW,125的Datasheet PDF文件第4页浏览型号74LVC1G386GW,125的Datasheet PDF文件第5页浏览型号74LVC1G386GW,125的Datasheet PDF文件第6页浏览型号74LVC1G386GW,125的Datasheet PDF文件第7页 
74LVC1G386  
3-input EXCLUSIVE-OR gate  
Rev. 02 — 3 September 2007  
Product data sheet  
1. General description  
The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.  
The input can be driven from either 3.3 or 5 V devices. This feature allows the use of  
these devices in a mixed 3.3 and 5 V environment.  
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
2. Features  
Wide supply voltage range from 1.65 to 5.5 V  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8B/JESD36 (2.7 V to 3.6 V)  
±24 mA output drive (VCC = 3.0 V)  
Latch-up performance exceeds 250 mA  
CMOS low power consumption  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
ESD protection:  
HBM EIA/JESD22-A114E exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
SOT363 and SOT457 package  
Specified from 40 to +85 °C and 40 to +125 °C.  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
SOT363  
SOT457  
74LVC1G386GW  
74LVC1G386GV  
40 °C to +125 °C  
40 °C to +125 °C  
SC-88  
plastic surface-mounted package; 6 leads  
plastic surface-mounted package (TSOP6); 6 leads  
SC-74A  
 
 
 

74LVC1G386GW,125 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G386DCKRG4 TI

类似代替

SINGLE 3-INPUT POSITIVE-XOR GATE

与74LVC1G386GW,125相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G386GW-Q100 NEXPERIA

获取价格

3-input EXCLUSIVE-OR gateProduction
74LVC1G38GF NXP

获取价格

2-input NAND gate; open drain
74LVC1G38GF,132 NXP

获取价格

74LVC1G38 - 2-input NAND gate; open drain SON 6-Pin
74LVC1G38GM NXP

获取价格

2-input NAND gate; open drain
74LVC1G38GM NEXPERIA

获取价格

2-input NAND gate; open drainProduction
74LVC1G38GN NEXPERIA

获取价格

2-input NAND gate; open drainProduction
74LVC1G38GS NEXPERIA

获取价格

2-input NAND gate; open drainProduction
74LVC1G38GV NXP

获取价格

2-input NAND gate; open drain
74LVC1G38GV NEXPERIA

获取价格

2-input NAND gate; open drainProduction
74LVC1G38GV-Q100 NEXPERIA

获取价格

2-input NAND gate; open drain