Datasheet > 74LVC1G240GW-Q100

74LVC1G240GW-Q100

更新时间： 2024-11-19 15:19:23

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
12页	208K
描述
Single inverting buffer/line driver; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC1G240GW-Q100 数据手册

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第2页

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第3页

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第4页

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第5页

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第6页

浏览型号74LVC1G240GW-Q100的Datasheet PDF文件第7页

74LVC1G240-Q100

Single inverting buffer/line driver; 3-state

Rev. 1 — 1 November 2023

Product data sheet

1. General description

The 74LVC1G240-Q100 is a 1-bit inverting buffer/line driver with 3-state output. The device

features an output enable OE. A HIGH on OE causes the output to assume a high-impedance

OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of

these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

•

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and -40 °C to +125 °C

•

Wide supply voltage range from 1.65 V to 5.5 V

Overvoltage tolerant inputs to 5.5 V

High noise immunity

CMOS low power dissipation

I_OFFcircuitry provides partial Power-down mode operation

±24 mA output drive (V_CC= 3.0 V)

Latch-up performance exceeds 250 mA

Direct interface with TTL levels

Complies with JEDEC standard:

•

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

JESD36 (4.5 V to 5.5 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74LVC1G240GW-Q100 -40 °C to +125 °C

TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1

body width 1.25 mm

12 3 4 5 6 7...12

中文翻译

下载PDF

与74LVC1G240GW-Q100相关器件

型号	品牌	获取价格	描述	数据表
74LVC1G240GX	NEXPERIA	获取价格	Single inverting buffer/line driver; 3-stateProduction
74LVC1G27	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GF	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GM	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GN	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GS	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GV	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GW	NEXPERIA	获取价格	Single 3-input NOR gate
74LVC1G27GW-Q100	NEXPERIA	获取价格	Single 3-input NOR gateProduction
74LVC1G3157	NXP	获取价格	2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER