5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> 74LVC1G132DCKRG4
74LVC1G132DCKRG4 PDF预览

74LVC1G132DCKRG4

更新时间： 2024-11-19 05:05:51
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
15页 468K
描述
SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

阅读下载

中文翻译

获取价格

74LVC1G132DCKRG4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：SOIC
包装说明：SC-70, 5 PIN针数：5
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：1.13Is Samacsys：N
系列：LVC/LCX/ZJESD-30 代码：R-PDSO-G5
JESD-609代码：e4长度：2 mm
负载电容（CL）：50 pF逻辑集成电路类型：NAND GATE
最大I（ol）：0.032 A湿度敏感等级：1
功能数量：1输入次数：2
端子数量：5最高工作温度：125 °C
最低工作温度：-40 °C输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP5/6,.08封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：0.01 mAProp。Delay @ Nom-Sup：6 ns
传播延迟（tpd）：16 ns认证状态：Not Qualified
施密特触发器：YES座面最大高度：1.1 mm
子类别：Gates最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：1.25 mmBase Number Matches：1

74LVC1G132DCKRG4 数据手册

 浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第2页浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第3页浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第4页浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第5页浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第6页浏览型号74LVC1G132DCKRG4的Datasheet PDF文件第7页 
SN74LVC1G132  
SINGLE 2-INPUT NAND GATE  
WITH SCHMITT-TRIGGER INPUTS  
www.ti.com  
SCES546B–FEBRUARY 2004–REVISED SEPTEMBER 2006  
FEATURES  
•
•
•
Ioff Supports Partial-Power-Down Mode  
Operation  
•
Available in Texas Instruments NanoStar™  
and NanoFree™ Packages  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
•
•
•
•
•
Supports 5-V VCC Operation  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Inputs Accept Voltages to 5.5 V  
Max tpd of 5.3 ns at 3.3 V  
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
– 1000-V Charged-Device Model (C101)  
DBV PACKAGE  
(TOP VIEW)  
DCK PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
3
2
1
4
5
GND  
B
Y
VCC  
1
2
3
5
A
B
VCC  
1
2
3
5
4
A
B
VCC  
A
4
GND  
Y
GND  
Y
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
The SN74LVC1G132 contains one 2-input NAND gate with Schmitt-trigger inputs designed for 1.65-V to 5.5-V  
VCC operation and performs the Boolean function Y = A • B or Y = A + B in positive logic.  
Because of Schmitt action, this device has different input threshold levels for positive-going (VT+) and  
negative-going (VT–) signals.  
This device can be triggered from the slowest of input ramps and still give clean jitter-free output signals.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC1G132YEPR  
Reel of 3000  
_ _ _D5_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP  
(Pb-free)  
SN74LVC1G132YZPR  
–40°C to 85°C  
Reel of 3000  
Reel of 250  
Reel of 3000  
Reel of 250  
SN74LVC1G132DBVR  
SN74LVC1G132DBVT  
SN74LVC1G132DCKR  
SN74LVC1G132DCKT  
SOT (SOT-23) – DBV  
SOT (SC-70) – DCK  
C3B_  
D5_  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2004–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...15

中文翻译

下载PDF

74LVC1G132DCKRG4 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G132DCKTG4 TI

完全替代

 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS
74LVC1G132DCKTE4 TI

完全替代

 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS
SN74LVC1G132DCKR TI

类似代替

 SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

与74LVC1G132DCKRG4相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G132DCKTE4 TI

获取价格

 		SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS
74LVC1G132DCKTG4 TI

获取价格

 		SINGLE 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS
74LVC1G139DCTRE4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G139DCTTE4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G139DCURE4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G139DCURG4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G139DCUTE4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G139DCUTG4 TI

获取价格

 		2-TO-4 LINE DECODER
74LVC1G14 DIODES

获取价格

 		SINGLE SCHMITT-TRIGGER INVERETER
74LVC1G14 NXP

获取价格

 		Single Schmitt-trigger inverter

与74LVC1G132DCKRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证