5秒后页面跳转
74LVC07AT14-13 PDF预览

74LVC07AT14-13

更新时间: 2024-11-09 12:50:59
品牌 Logo 应用领域
美台 - DIODES 栅极触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
10页 209K
描述
HEX BUFFERS WITH OPEN DRAIN OUTPUTS

74LVC07AT14-13 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:GREEN, TSSOP-14针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:19 weeks风险等级:1.56
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14JESD-609代码:e3
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUFFER最大I(ol):0.024 A
湿度敏感等级:1功能数量:6
输入次数:1端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:OPEN-DRAIN封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:5 ns
传播延迟(tpd):7.6 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.2 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:4.4 mmBase Number Matches:1

74LVC07AT14-13 数据手册

 浏览型号74LVC07AT14-13的Datasheet PDF文件第2页浏览型号74LVC07AT14-13的Datasheet PDF文件第3页浏览型号74LVC07AT14-13的Datasheet PDF文件第4页浏览型号74LVC07AT14-13的Datasheet PDF文件第5页浏览型号74LVC07AT14-13的Datasheet PDF文件第6页浏览型号74LVC07AT14-13的Datasheet PDF文件第7页 
74LVC07A  
HEX BUFFERS WITH OPEN DRAIN OUTPUTS  
Description  
Pin Assignments  
The 74LVC07A provides six independent open-drain buffers. The  
device is designed for operation with a power supply range of 1.65V  
to 5.5V. The inputs are tolerant to 5.5V allowing this device to be  
used in a mixed voltage environment. The device is fully specified for  
partial power down applications using IOFF. The IOFF circuitry  
disables the output preventing damaging current backflow when the  
device is powered down. The outputs can be connected to implement  
active-low wired-OR or active-high wired-AND functions.  
The gates perform the positive Boolean function:  
Y = A  
Features  
Wide Supply Voltage Range from 1.65V to 5.5V  
Sinks 24mA at VCC = 3.3V  
Applications  
Voltage Level Shifting  
CMOS low power consumption  
General Purpose Logic  
IOFF Supports Partial-Power-Down Mode Operation  
Inputs or outputs accept up to 5.5V  
Inputs can be driven by 3.3V or 5.5V allowing for voltage  
translation applications.  
Power Down Signal Isolation  
Wide array of products such as:  
ƒ
ƒ
ƒ
PCs, networking, notebooks, ultrabooks, netbooks  
Computer peripherals, hard drives, CD/DVD ROM  
TV, DVD, DVR, set top box  
ESD Protection Exceeds JESD 22  
ƒ
ƒ
ƒ
200-V Machine Model (A115-A)  
2000-V Human Body Model (A114-A)  
Exceeds 1000-V Charged Device Model (C101C)  
Latch-Up Exceeds 250 mA per JESD 78, Class II  
Range of Package Options SO-14 and TSSOP-14  
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and  
<1000ppm antimony compounds.  
1 of 10  
www.diodes.com  
July 2012  
© Diodes Incorporated  
74LVC06A  
Document number: DS35259 Rev. 3 - 2  

与74LVC07AT14-13相关器件

型号 品牌 获取价格 描述 数据表
74LVC08A STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE HIGH PERFORMANCE
74LVC08A NXP

获取价格

Quad 2-input AND gate
74LVC08A DIODES

获取价格

QUADRUPLE 2-INPUT AND GATES
74LVC08A ONSEMI

获取价格

Low-Voltage CMOS Quad 2-Input NAND Gate
74LVC08A_04 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE HIGH PERFORMANCE
74LVC08ABQ NEXPERIA

获取价格

Quad 2-input AND gateProduction
74LVC08ABQ-Q100 NEXPERIA

获取价格

Quad 2-input AND gate
74LVC08AD NXP

获取价格

Quad 2-input AND gate
74LVC08AD NEXPERIA

获取价格

Quad 2-input AND gateProduction
74LVC08ADB NXP

获取价格

Quad 2-input AND gate