5秒后页面跳转
74LV4020DB PDF预览

74LV4020DB

更新时间: 2024-11-11 06:31:55
品牌 Logo 应用领域
恩智浦 - NXP 计数器
页数 文件大小 规格书
20页 108K
描述
14-stage binary ripple counter

74LV4020DB 数据手册

 浏览型号74LV4020DB的Datasheet PDF文件第2页浏览型号74LV4020DB的Datasheet PDF文件第3页浏览型号74LV4020DB的Datasheet PDF文件第4页浏览型号74LV4020DB的Datasheet PDF文件第5页浏览型号74LV4020DB的Datasheet PDF文件第6页浏览型号74LV4020DB的Datasheet PDF文件第7页 
74LV4020  
14-stage binary ripple counter  
Rev. 01 — 29 November 2005  
Product data sheet  
1. General description  
The 74LV4020 is a low-voltage Si-gate CMOS device and is pin and function compatible  
with the 74HC4020 and 74HCT4020.  
The 74LV4020 is a 14-stage binary ripple counter with a clock input (CP), an overriding  
asynchronous master reset input (MR) and 12 fully buffered parallel outputs (Q0, and  
Q3 to Q13).  
The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all  
counter stages and forces all outputs LOW, independent of the state of CP.  
Each counter stage is a static toggle flip-flop.  
2. Features  
Optimized for low-voltage applications: 1.0 V to 5.5 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical LOW-level output voltage (peak) or output ground bounce: VOL(p) < 0.8 V at  
VCC = 3.3 V and Tamb = 25 °C  
Typical HIGH-level output voltage (valley) or output VOH undershoot: VOH(v) > 2 V at  
VCC = 3.3 V and Tamb = 25 °C  
ESD protection:  
HBM EIA/JESD22-A114-C exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 °C to +80 °C and from 40 °C to +125 °C.  
3. Applications  
Frequency dividing circuits  
Time delay circuits  
Control counters  

与74LV4020DB相关器件

型号 品牌 获取价格 描述 数据表
74LV4020DB,112 NXP

获取价格

74LV4020 - 14-stage binary ripple counter SSOP1 16-Pin
74LV4020DB,118 NXP

获取价格

74LV4020 - 14-stage binary ripple counter SSOP1 16-Pin
74LV4020DB-T ETC

获取价格

Asynchronous Up Counter
74LV4020D-T ETC

获取价格

Asynchronous Up Counter
74LV4020N NXP

获取价格

14-stage binary ripple counter
74LV4020PW NXP

获取价格

14-stage binary ripple counter
74LV4020PW,112 NXP

获取价格

74LV4020 - 14-stage binary ripple counter TSSOP 16-Pin
74LV4020PWDH NXP

获取价格

IC LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, PL
74LV4020PWDH-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, PL
74LV4020PW-T ETC

获取价格

Asynchronous Up Counter