5秒后页面跳转
74LV393PW-Q100 PDF预览

74LV393PW-Q100

更新时间: 2024-11-11 21:13:39
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
16页 120K
描述
LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14

74LV393PW-Q100 技术参数

生命周期:Transferred包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.6计数方向:UP
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
长度:5 mm负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:ASYNCHRONOUS
位数:4功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):60 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:NEGATIVE EDGE
宽度:4.4 mm最小 fmax:20 MHz
Base Number Matches:1

74LV393PW-Q100 数据手册

 浏览型号74LV393PW-Q100的Datasheet PDF文件第2页浏览型号74LV393PW-Q100的Datasheet PDF文件第3页浏览型号74LV393PW-Q100的Datasheet PDF文件第4页浏览型号74LV393PW-Q100的Datasheet PDF文件第5页浏览型号74LV393PW-Q100的Datasheet PDF文件第6页浏览型号74LV393PW-Q100的Datasheet PDF文件第7页 
74LV393-Q100  
Dual 4-bit binary ripple counter  
Rev. 1 — 26 May 2014  
Product data sheet  
1. General description  
The 74LV393-Q100 is a low–voltage Si-gate CMOS device and is pin and function  
compatible with 74HC393-Q100 and 74HCT393-Q100.  
The 74LV393-Q100 is a dual 4-stage binary ripple counter. Each counter features a clock  
input (nCP), an overriding asynchronous master reset input (nMR) and 4 buffered parallel  
outputs (nQ0 to nQ3). The counter advances on the HIGH-to-LOW transition of nCP. A  
HIGH on nMR clears the counter stages and forces the outputs LOW, independent of the  
state of nCP.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical VOLP (output ground bounce) 0.8 V at VCC = 3.3 V, Tamb = 25 C  
Typical VOHV (output VOH undershoot) 2 V at VCC = 3.3 V, Tamb = 25 C  
Two 4-bit binary counters with individual clocks  
Divide-by any binary module up to 28 in one package  
Two master resets to clear each 4-bit counter individually  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LV393D-Q100  
40 C to +125 C  
SO14  
plastic small outline package; 14 leads; body  
width 3.9 mm  
SOT108-1  
74LV393PW-Q100  
40 C to +125 C  
TSSOP14 plastic thin shrink small outline package; 14  
leads; body width 4.4 mm  
SOT402-1  

与74LV393PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LV393PW-T NXP

获取价格

IC LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO14, PLA
74LV393-Q100 NEXPERIA

获取价格

Dual 4-bit binary ripple counter
74LV4020 NXP

获取价格

14-stage binary ripple counter
74LV4020D NXP

获取价格

14-stage binary ripple counter
74LV4020DB NXP

获取价格

14-stage binary ripple counter
74LV4020DB,112 NXP

获取价格

74LV4020 - 14-stage binary ripple counter SSOP1 16-Pin
74LV4020DB,118 NXP

获取价格

74LV4020 - 14-stage binary ripple counter SSOP1 16-Pin
74LV4020DB-T ETC

获取价格

Asynchronous Up Counter
74LV4020D-T ETC

获取价格

Asynchronous Up Counter
74LV4020N NXP

获取价格

14-stage binary ripple counter