Datasheet > 74LV175

74LV175

更新时间： 2024-09-23 22:53:19

品牌	Logo	应用领域
日立 - HITACHI		触发器
页数	文件大小	规格书
15页	68K
描述
Quad. D-type Flip-Flops with Clear

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LV175 数据手册

HD74LV175A

Quad. D-type Flip-Flops with Clear

ADE-205-270 (Z)

1st Edition

April 1999

Description

Information at the D inputs of the HD74LV175A is transferred to the Q and Q outputs on the positive going

edge of the clock pulse. Both true and complement outputs from each flip-flop are externally available.

All four flip-flops are controlled by a common clock and common clear. Clearing is accomplished by a

negative pulse at the clear input. All four Q outputs are cleared to a logic low level and all four Q outputs

to a logic high level. Low-voltage and high-speed operation is suitable for battery-powered products (e.g.,

notebook computers), and the low-power consumption extends the battery life.

Features

•

V_CC= 2.0 V to 5.5 V operation

All inputs V_IH(Max.) = 5.5 V (@V_CC= 0 V to 5.5 V)

All outputs V_O(Max.) = 5.5 V (@V_CC= 0 V)

Typical V_OLground bounce < 0.8 V (@V_CC= 3.3 V, Ta = 25°C)

Typical V_OHundershoot > 2.3 V (@V_CC= 3.3 V, Ta = 25°C)

Output current ±6 mA (@V_CC= 3.0 V to 3.6 V), ±12 mA (@V_CC= 4.5 V to 5.5 V)

Function Table

Inputs

Outputs

CLR

CLK

↑

↓

no change

Note: H: High level

L: Low level

X: Immaterial

↑: Low to high transition

↓: High to low transition

12 3 4 5 6 7...15

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LV175D	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175DB	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175DB-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175D-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175N	ETC	获取价格	Quad D-Type Flip-Flop
74LV175PW	ETC	获取价格	Quad D-Type Flip-Flop
74LV175PWDH	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175PWDH-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV175PW-T	NXP	获取价格	IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74LV17A	NEXPERIA	获取价格	Hex buffer Schmitt trigger