Datasheet > 74LV03D-Q100

74LV03D-Q100

更新时间： 2024-04-09 18:59:11

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
10页	199K
描述
Quad 2-input NAND gateProduction

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LV03D-Q100 数据手册

74LV03-Q100

Quad 2-input NAND gate

Rev. 1.1 — 22 January 2024

Product data sheet

1. General description

The 74LV03-Q100 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp

diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess

V_CC

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100

(Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

•

Automotive product qualification in accordance with AEC-Q100 (Grade 1)

Specified from -40 °C to +85 °C and from -40 °C to +125 °C

•

Wide supply voltage range from 1.0 V to 5.5 V

CMOS low power dissipation

Direct interface with TTL levels

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Complies with JEDEC standards:

•

JESD8-7 (1.65 V to 1.95 V)

JESD8-5 (2.3 V to 2.7 V)

JESD8C (2.7 V to 3.6 V)

JESD36 (4.5 V to 5.5 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range

-40 °C to + 125 °C

Name

Description

Version

74LV03D-Q100

SO14

plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

12 3 4 5 6 7...10

下载PDF

与74LV03D-Q100相关器件

型号	品牌	描述	获取价格	数据表
74LV03D-T	NXP	IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	获取价格
74LV03N	NXP	Quad 2-input NAND gate	获取价格
74LV03PW	NXP	Quad 2-input NAND gate	获取价格
74LV03PW	PHILIPS	NAND Gate, CMOS, PDSO14,	获取价格
74LV03PWDH	NXP	Quad 2-input NAND gate	获取价格
74LV03PWDH-T	NXP	IC LV/LV-A/LVX/H SERIES, QUAD 2-INPUT NAND GATE, PDSO14, Gate	获取价格