5秒后页面跳转
74LS90PCQR PDF预览

74LS90PCQR

更新时间: 2024-11-07 13:04:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 计数器
页数 文件大小 规格书
6页 64K
描述
Decade Counter, Asynchronous, Up Direction, TTL, PDIP14,

74LS90PCQR 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:DIP, DIP14,.3
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.48计数方向:UP
JESD-30 代码:R-PDIP-T14JESD-609代码:e0
负载/预设输入:NO逻辑集成电路类型:DECADE COUNTER
工作模式:ASYNCHRONOUS功能数量:1
端子数量:14最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
子类别:Counters标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

74LS90PCQR 数据手册

 浏览型号74LS90PCQR的Datasheet PDF文件第2页浏览型号74LS90PCQR的Datasheet PDF文件第3页浏览型号74LS90PCQR的Datasheet PDF文件第4页浏览型号74LS90PCQR的Datasheet PDF文件第5页浏览型号74LS90PCQR的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS90  
Decade and Binary Counters  
General Description  
Features  
Each of these monolithic counters contains four master-  
slave flip-flops and additional gating to provide a divide-by-  
two counter and a three-stage binary counter for which the  
count cycle length is divide-by-five for the DM74LS90.  
Typical power dissipation 45 mW  
Count frequency 42 MHz  
All of these counters have a gated zero reset and the  
DM74LS90 also has gated set-to-nine inputs for use in  
BCD nine’s complement applications.  
To use their maximum count length (decade or four bit  
binary), the B input is connected to the QA output. The  
input count pulses are applied to input A and the outputs  
are as described in the appropriate truth table. A symmetri-  
cal divide-by-ten count can be obtained from the  
DM74LS90 counters by connecting the QD output to the A  
input and applying the input count to the B input which  
gives a divide-by-ten square wave at output QA.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS90M  
DM74LS90N  
M14A  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Reset/Count Truth Table  
Reset Inputs  
Output  
R0(1)  
R0(2)  
R9(1)  
R9(2) QD QC QB QA  
H
H
X
X
L
H
H
X
L
L
X
H
X
L
X
L
L
L
L
L
L
L
L
L
L
L
H
L
H
H
COUNT  
COUNT  
COUNT  
COUNT  
X
X
L
X
L
L
X
L
X
X
© 2000 Fairchild Semiconductor Corporation  
DS006381  
www.fairchildsemi.com  

与74LS90PCQR相关器件

型号 品牌 获取价格 描述 数据表
74LS90SC ROCHESTER

获取价格

Decade Counter,
74LS91 TI

获取价格

8-BIT SHIFT REGISTERS
74LS91N RAYTHEON

获取价格

Shift Register, 8-Bit, TTL, PDIP14,
74LS91NA+1 RAYTHEON

获取价格

Shift Register, 8-Bit, TTL, PDIP14,
74LS91NA+2 RAYTHEON

获取价格

Shift Register, 8-Bit, TTL, PDIP14,
74LS92 MOTOROLA

获取价格

DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER
74LS92 ONSEMI

获取价格

DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER
74LS92 TI

获取价格

DIVIDE-BY-TWELVE COUNTER
74LS92 HITACHI

获取价格

Divide-by-Twelve Counters
74LS92DC TI

获取价格

DIVIDE-BY-TWELVE COUNTER