74LS32

更新时间： 2024-10-14 22:53:19

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LS32 数据手册

June 1986

Revised March 2000

DM74LS32

Quad 2-Input OR Gate

General Description

This device contains four independent gates each of which

performs the logic OR function.

Ordering Code:

Order Number Package Number

Package Description

DM74LS32M

DM74LS32SJ

DM74LS32N

M14A

M14D

N14A

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

Y = A + B

Inputs

Output

H = HIGH Logic Level

L = LOW Logic Level

DS006361

www.fairchildsemi.com

12 3 4 5

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LS322	MOTOROLA	获取价格	8-BIT SHIFT REGISTERS WITH SIGN EXTEND
74LS322DC	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDIP20,
74LS322FC	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDFP20,
74LS322FCQM	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDFP20,
74LS322FCQR	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDFP20,
74LS322PCQR	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, PDIP20,
74LS323DCQM	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDIP20,
74LS323DCQR	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDIP20,
74LS323FCQR	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, CDFP20,
74LS323PC	FAIRCHILD	获取价格	Shift Register, 8-Bit, TTL, PDIP20,