Datasheet > 逻辑 > 计数器> 74LS191DCQR

74LS191DCQR

更新时间： 2024-11-20 13:04:59

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		计数器
页数	文件大小	规格书
6页	75K
描述
Binary Counter, Synchronous, Bidirectional, TTL, CDIP16,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LS191DCQR 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.32
Is Samacsys：	N	计数方向：	BIDIRECTIONAL
JESD-30 代码：	R-XDIP-T16	JESD-609代码：	e0
负载/预设输入：	YES	逻辑集成电路类型：	BINARY COUNTER
工作模式：	SYNCHRONOUS	功能数量：	1
端子数量：	16	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	CERAMIC
封装代码：	DIP	封装等效代码：	DIP16,.3
封装形状：	RECTANGULAR	封装形式：	IN-LINE
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
子类别：	Counters	标称供电电压 (Vsup)：	5 V
表面贴装：	NO	技术：	TTL
温度等级：	COMMERCIAL	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
Base Number Matches：	1

74LS191DCQR 数据手册

August 1986

Revised February 1999

DM74LS191

Synchronous 4-Bit Up/Down Counter with Mode Control

Two outputs have been made available to perform the cas-

cading function: ripple clock and maximum/minimum count.

General Description

The DM74LS191 circuit is a synchronous, reversible, up/

The latter output produces a high-level output pulse with a

down counter. Synchronous operation is provided by hav-

duration approximately equal to one complete cycle of the

ing all flip-flops clocked simultaneously, so that the outputs

clock when the counter overflows or underflows. The ripple

change simultaneously when so instructed by the steering

clock output produces a low-level output pulse equal in

logic. This mode of operation eliminates the output count-

width to the low-level portion of the clock input when an

ing spikes normally associated with asynchronous (ripple

overflow or underflow condition exists. The counters can be

clock) counters.

easily cascaded by feeding the ripple clock output to the

The outputs of the four master-slave flip-flops are triggered

on a LOW-to-HIGH level transition of the clock input, if the

enable input is LOW. A HIGH at the enable input inhibits

counting. Level changes at either the enable input or the

down/up input should be made only when the clock input is

HIGH. The direction of the count is determined by the level

of the down/up input. When LOW, the counter counts up

and when HIGH, it counts down.

enable input of the succeeding counter if parallel clocking

is used, or to the clock input if parallel enabling is used.

The maximum/minimum count output can be used to

accomplish look-ahead for high-speed operation.

Features

■ Counts binary

■ Single down/up count control line

■ Count enable control input

The counter is fully programmable; that is, the outputs may

be preset to either level by placing a LOW on the load input

and entering the desired data at the data inputs. The output

will change independent of the level of the clock input. This

feature allows the counters to be used as modulo-N divid-

ers by simply modifying the count length with the preset

inputs.

■ Ripple clock output for cascading

■ Asynchronously presettable with load control

■ Parallel outputs

■ Cascadable for n-bit applications

■ Average propagation delay 20 ns

■ Typical clock frequency 25 MHz

The clock, down/up, and load inputs are buffered to lower

the drive requirement; which significantly reduces the num-

ber of clock drivers, etc., required for long parallel words.

■ Typical power dissipation 100 mW

Ordering Code:

Order Number

DM74LS191M

DM74LS191N

Package Number

M16A

Package Description

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

N16E

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS006405.prf

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与74LS191DCQR相关器件

型号	品牌	获取价格	描述	数据表
74LS191N	ROCHESTER	获取价格	Decade Counter,
74LS191NA+2	RAYTHEON	获取价格	Binary Counter, Synchronous, Bidirectional, TTL, PDIP16,
74LS192	ONSEMI	获取价格	PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
74LS192	HITACHI	获取价格	Synchronous Up/Down Decade Counters(dual clock lines)
74LS192	MOTOROLA	获取价格	PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
74LS192B	NXP	获取价格	Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, TTL
74LS192DCQR	FAIRCHILD	获取价格	Decade Counter, Synchronous, Bidirectional, TTL, CDIP16,
74LS192N	RAYTHEON	获取价格	Decade Counter, Synchronous, Bidirectional, TTL, PDIP16,
74LS192NA+1	RAYTHEON	获取价格	Decade Counter, Synchronous, Bidirectional, TTL, PDIP16,
74LS192PC	ETC	获取价格	Synchronous Up/Down Counter

与74LS191DCQR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

74LS191DCQR

74LS191DCQR 技术参数

74LS191DCQR 数据手册

与74LS191DCQR相关器件

与74LS191DCQR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LS191DCQR

74LS191DCQR 技术参数

74LS191DCQR 数据手册

与74LS191DCQR相关器件

与74LS191DCQR相关文章

您还可以找

您在本页遇到什么问题？