5秒后页面跳转
74LS160 PDF预览

74LS160

更新时间: 2024-09-26 22:53:15
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 计数器
页数 文件大小 规格书
6页 161K
描述
BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS

74LS160 数据手册

 浏览型号74LS160的Datasheet PDF文件第2页浏览型号74LS160的Datasheet PDF文件第3页浏览型号74LS160的Datasheet PDF文件第4页浏览型号74LS160的Datasheet PDF文件第5页浏览型号74LS160的Datasheet PDF文件第6页 
SN54/74LS160A  
SN54/74LS161A  
SN54/74LS162A  
SN54/74LS163A  
BCD DECADE COUNTERS/  
4-BIT BINARY COUNTERS  
The LS160A/161A/162A/163A are high-speed 4-bit synchronous count-  
ers. They are edge-triggered, synchronously presettable, and cascadable  
MSI building blocks for counting, memory addressing, frequency division and  
other applications. The LS160A and LS162A count modulo 10 (BCD). The  
LS161A and LS163A count modulo 16 (binary.)  
BCD DECADE COUNTERS/  
4-BIT BINARY COUNTERS  
The LS160A and LS161A have an asynchronous Master Reset (Clear)  
input that overrides, and is independent of, the clock and all other control  
inputs.TheLS162AandLS163AhaveaSynchronousReset(Clear)inputthat  
overrides all other control inputs, but is active only during the rising clock  
edge.  
LOW POWER SCHOTTKY  
BCD (Modulo 10)  
LS160A  
Binary (Modulo 16)  
LS161A  
J SUFFIX  
CERAMIC  
CASE 620-09  
Asynchronous Reset  
Synchronous Reset  
LS162A  
LS163A  
16  
1
Synchronous Counting and Loading  
Two Count Enable Inputs for High Speed Synchronous Expansion  
Terminal Count Fully Decoded  
Edge-Triggered Operation  
Typical Count Rate of 35 MHz  
ESD > 3500 Volts  
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
CONNECTION DIAGRAM DIP (TOP VIEW)  
D SUFFIX  
SOIC  
CASE 751B-03  
NOTE:  
16  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
1
ORDERING INFORMATION  
*MR for LS160A and LS161A  
*SR for LS162A and LS163A  
SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
PIN NAMES  
LOADING (Note a)  
LOGIC SYMBOL  
HIGH  
LOW  
PE  
Parallel Enable (Active LOW) Input  
Parallel Inputs  
Count Enable Parallel Input  
Count Enable Trickle Input  
Clock (Active HIGH Going Edge) Input  
Master Reset (Active LOW) Input  
Synchronous Reset (Active LOW) Input  
Parallel Outputs (Note b)  
1.0 U.L.  
0.5 U.L.  
0.5 U.L.  
1.0 U.L.  
0.5 U.L.  
0.5 U.L.  
1.0 U.L.  
10 U.L.  
10 U.L.  
0.5 U.L.  
0.25 U.L.  
0.25 U.L.  
0.5 U.L.  
0.25 U.L.  
0.25 U.L.  
0.5 U.L.  
P P  
0
3
CEP  
CET  
CP  
MR  
SR  
Q Q  
5 (2.5) U.L.  
5 (2.5) U.L.  
0
3
TC  
Terminal Count Output (Note b)  
NOTES:  
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)  
Temperature Ranges.  
*MR for LS160A and LS161A  
*SR for LS162A and LS163A  
FAST AND LS TTL DATA  
5-278  

与74LS160相关器件

型号 品牌 获取价格 描述 数据表
74LS160A HITACHI

获取价格

Synchronous Decade Counters(direct clear)
74LS160A ONSEMI

获取价格

BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS
74LS160A TI

获取价格

SYNCHRONOUS 4-BIT COUNTERS
74LS160APC FAIRCHILD

获取价格

Decade Counter, Synchronous, Up Direction, TTL, PDIP16,
74LS160APCQR FAIRCHILD

获取价格

Decade Counter, Synchronous, Up Direction, TTL, PDIP16,
74LS160B NXP

获取价格

Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL,
74LS160DCQR FAIRCHILD

获取价格

Decade Counter, Synchronous, Up Direction, TTL, CDIP16,
74LS160F NXP

获取价格

Decade Counter, LS Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL,
74LS160FC FAIRCHILD

获取价格

Decade Counter, Synchronous, Up Direction, TTL, CDFP16,
74LS160FCQM FAIRCHILD

获取价格

Decade Counter, Synchronous, Up Direction, TTL, CDFP16,