5秒后页面跳转
74LCX841WMX PDF预览

74LCX841WMX

更新时间: 2024-11-08 23:24:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 锁存器
页数 文件大小 规格书
8页 91K
描述
10-Bit D-Type Latch

74LCX841WMX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP24,.4
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.16
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G24
JESD-609代码:e3长度:15.4 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:10功能数量:1
端口数量:2端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:7 ns传播延迟(tpd):8.4 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

74LCX841WMX 数据手册

 浏览型号74LCX841WMX的Datasheet PDF文件第2页浏览型号74LCX841WMX的Datasheet PDF文件第3页浏览型号74LCX841WMX的Datasheet PDF文件第4页浏览型号74LCX841WMX的Datasheet PDF文件第5页浏览型号74LCX841WMX的Datasheet PDF文件第6页浏览型号74LCX841WMX的Datasheet PDF文件第7页 
October 1995  
Revised March 2001  
74LCX841  
Low Voltage 10-Bit Transparent Latch  
with 5V Tolerant Inputs and Outputs  
General Description  
The LCX841 consists of ten latches with 3-STATE outputs  
for bus organized system applications. The device is  
designed for low voltage (2.5V or 3.3V) VCC applications  
Features  
5V tolerant inputs and outputs  
2.3V 3.6V VCC specifications provided  
8.0 ns tPD max (VCC = 3.3V), 10 µA ICC max  
with capability of interfacing to a 5V signal environment.  
Power-down high impedance inputs and outputs  
Supports live insertion/withdrawal (Note 1)  
±24 mA output drive (VCC = 3.0V)  
The LCX841 is fabricated with an advanced CMOS tech-  
nology to achieve high speed operation while maintaining  
CMOS low power dissipation.  
Implements patented noise/EMI reduction circuitry  
Latch-up performance exceeds 500 mA  
ESD performance:  
Human Body Model > 2000V  
Machine Model > 200V  
Note 1: To ensure the high-impedance state during power up or down, OE  
should be tied to VCC through a pull-up resistor: the minimum value or the  
resistor is determined by the current-sourcing capability of the driver.  
Ordering Code:  
Order Number Package Number  
Package Description  
74LCX841WM  
74LCX841MSA  
74LCX841MTC  
M24B  
MSA24  
MTC24  
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide  
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 2001 Fairchild Semiconductor Corporation  
DS012575  
www.fairchildsemi.com  

与74LCX841WMX相关器件

型号 品牌 获取价格 描述 数据表
74LCX86 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate with 5V Tolerant Inputs
74LCX86 STMICROELECTRONICS

获取价格

Low voltage CMOS quad Exclusive OR gate with 5V tolerant inputs
74LCX86_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate with 5V Tolerant Inputs
74LCX86FT TOSHIBA

获取价格

Quad 2-Input/Exclusive-OR, TSSOP14B
74LCX86M FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate with 5V Tolerant Inputs
74LCX86M STMICROELECTRONICS

获取价格

LVC/LCX/Z SERIES, QUAD 2-INPUT XOR GATE, PDSO14, SO-14
74LCX86M ONSEMI

获取价格

低电压四路 2 输入互斥 OR 门极,带 5V 耐压输入
74LCX86M_NL FAIRCHILD

获取价格

XOR Gate, LVC/LCX/Z Series, 4-Func, 2-Input, CMOS, PDSO14, 0.150 INCH, LEAD FREE, MS-012,
74LCX86MTC FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate with 5V Tolerant Inputs
74LCX86MTC ONSEMI

获取价格

低电压四路 2 输入互斥 OR 门极,带 5V 耐压输入