74LCX573MTR

更新时间： 2024-11-05 04:47:47

品牌	Logo	应用领域
意法半导体 - STMICROELECTRONICS		锁存器输出元件输入元件
页数	文件大小	规格书
13页	279K
描述
OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

74LCX573MTR 数据手册

74LCX573

OCTAL D-TYPE LATCH NON-INVERTING (3-STATE)

WITH 5V TOLERANT INPUTS AND OUTPUTS

■

5V TOLERANT INPUTS AND OUTPUTS

HIGH SPEED:

= 8.0 ns (MAX.) at V = 3V

■

POWER DOWN PROTECTION ON INPUTS

AND OUTPUTS

SYMMETRICAL OUTPUT IMPEDANCE:

SOP

TSSOP

|I | = I = 24mA (MIN) at V = 3V

■

PCI BUS LEVELS GUARANTEED AT 24 mA

BALANCED PROPAGATION DELAYS:

Table 1: Order Codes

PACKAGE

PHL

PLH

T & R

■

OPERATING VOLTAGE RANGE:

(OPR) = 2.0V to 3.6V (1.5V Data

SOP

74LCX573MTR

74LCX573TTR

Retention)

TSSOP

■

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 573

LATCH-UP PERFORMANCE EXCEEDS

500mA (JESD 17)

ESD PERFORMANCE:

HBM > 2000V (MIL STD 883 method 3015);

enable input (LE) and an output enable input (OE).

While the LE inputs is held at a high level, the Q

outputs will follow the data input. When the LE is

taken low, the Q outputs will be latched at the logic

level of D input data. While the (OE) input is low,

the 8 outputs will be in a normal logic state (high or

low logic level) and while (OE) is in high level, the

outputs will be in a high impedance state.

It has same speed performance at 3.3V than 5V

AC/ACT family, combined with a lower power

consumption.

MM > 200V

DESCRIPTION

The 74LCX573 is a low voltage CMOS OCTAL

D-TYPE LATCH with

NON-INVERTING fabricated with sub-micron

silicon gate and double-layer metal wiring C MOS

technology. It is ideal for low power and high

speed 3.3V applications; it can be interfaced to 5V

signal environment for both inputs and outputs.

These 8 bit D-Type latch are controlled by a latch

STATE OUTPUT

All inputs and outputs are equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

Figure 1: Pin Connection And IEC Logic Symbols

Rev. 5

1/13

September 2004

12 3 4 5 6 7...13

中文翻译

下载PDF

74LCX573MTR 替代型号

型号	品牌	替代类型	描述	数据表
MC74LCX573DWR2G	ONSEMI	类似代替	Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout With 5 V−Tolerant Input
MC74LCX573DWG	ONSEMI	类似代替	Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout With 5 V−Tolerant Input
SN74LVC573ADW	TI	功能相似	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74LCX573MTR相关器件

型号	品牌	获取价格	描述	数据表
74LCX573SJ	FAIRCHILD	获取价格	Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573SJ	TI	获取价格	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC
74LCX573SJ_08	FAIRCHILD	获取价格	Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573SJX	FAIRCHILD	获取价格	Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573SJX	TI	获取价格	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, EIAJ TYPE2, PLASTIC, SOIC
74LCX573SJX_NL	FAIRCHILD	获取价格	Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 5.30 MM, LEAD FREE
74LCX573T	ETC	获取价格	8-Bit D-Type Latch
74LCX573TTR	STMICROELECTRONICS	获取价格	OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
74LCX573WM	FAIRCHILD	获取价格	Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs
74LCX573WM	TI	获取价格	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, PLASTIC, SOIC-20

与74LCX573MTR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX573MTR

74LCX573MTR 数据手册

74LCX573MTR 替代型号

与74LCX573MTR相关器件

与74LCX573MTR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX573MTR

74LCX573MTR 数据手册

74LCX573MTR 替代型号

与74LCX573MTR相关器件

与74LCX573MTR相关文章

您还可以找

您在本页遇到什么问题？