74LCX543

更新时间： 2024-11-17 22:56:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
8页	93K
描述
Low Voltage Octal Registered Transceiver with 5V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LCX543 数据手册

May 1995

Revised March 2001

74LCX543

Low Voltage Octal Registered Transceiver with

5V Tolerant Inputs and Outputs

General Description

Features

■ 5V tolerant inputs and outputs

The LCX543 is a non-inverting octal transceiver containing

two sets of D-type registers for temporary storage of data

flowing in either direction. Separate Latch Enable and Out-

put Enable inputs are provided for each register to permit

independent input and output control in either direction of

data flow.

■ 2.3V − 3.6V V_CCspecifications provided

■ 7.0 ns t_PDmax (V_CC= 3.3V), 10 µA I_CCmax

■ Power down high impedance inputs and outputs

■ Supports live insertion/withdrawal (Note 1)

■ ±24 mA Output Drive (V_CC= 3.0V)

The LCX543 is designed for low voltage (2.5V or 3.3V) V_CC

applications with capability of interfacing to a 5V signal

environment.

■ Implements patented noise/EMI reduction circuitry

■ Latch-up performance exceeds 500 mA

■ ESD performance:

The LCX543 is fabricated with an advanced CMOS tech-

nology to achieve high speed operation while maintaining

CMOS low power dissipation.

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down, OE

should be tied to V_CCthrough a pull-up resistor: the minimum value or the

resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number Package Number

Package Description

74LCX543WM

74LCX543MSA

74LCX543MTC

M24B

MSA24

MTC24

24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Pin Descriptions

Pin Names

Description

OEAB

OEBA

CEAB

CEBA

LEAB

LEBA

A₀–A₇

A-to-B Output Enable Input (Active LOW)

B-to-A Output Enable Input (Active LOW)

A-to-B Enable Input (Active LOW)

B-to-A Enable Input (Active LOW)

A-to-B Latch Enable Input (Active LOW)

B-to-A Latch Enable Input (Active LOW)

A-to-B Data Inputs or

B-to-A 3-STATE Outputs

B₀–B₇

B-to-A Data Inputs or

A-to-B 3-STATE Outputs

DS012463

www.fairchildsemi.com

12 3 4 5 6 7 8

中文翻译

下载PDF

与74LCX543相关器件

型号	品牌	获取价格	描述	数据表
74LCX543CW	FAIRCHILD	获取价格	Registered Bus Transceiver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS
74LCX543MSA	TI	获取价格	LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, EIAJ TYPE2, PLASTIC,
74LCX543MSA	ROCHESTER	获取价格	暂无描述
74LCX543MSA	ONSEMI	获取价格	低压八路注册收发器（5V容差输入和输出）
74LCX543MSA	FAIRCHILD	获取价格	Low Voltage Octal Registered Transceiver with 5V Tolerant Inputs and Outputs
74LCX543MSAX	FAIRCHILD	获取价格	Single 8-bit Bus Transceiver
74LCX543MSAX	TI	获取价格	LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, EIAJ TYPE2, PLASTIC,
74LCX543MSAX	ROCHESTER	获取价格	LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, 5.30 MM, EIAJ TYPE2,
74LCX543MSAX	ONSEMI	获取价格	低压八路注册收发器（5V容差输入和输出）
74LCX543MSAX_NL	FAIRCHILD	获取价格	暂无描述

与74LCX543相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX543

74LCX543 数据手册

与74LCX543相关器件

与74LCX543相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX543

74LCX543 数据手册

与74LCX543相关器件

与74LCX543相关文章

您还可以找

您在本页遇到什么问题？