5秒后页面跳转
74LCX126 PDF预览

74LCX126

更新时间: 2024-11-03 22:45:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 97K
描述
Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

74LCX126 数据手册

 浏览型号74LCX126的Datasheet PDF文件第2页浏览型号74LCX126的Datasheet PDF文件第3页浏览型号74LCX126的Datasheet PDF文件第4页浏览型号74LCX126的Datasheet PDF文件第5页浏览型号74LCX126的Datasheet PDF文件第6页浏览型号74LCX126的Datasheet PDF文件第7页 
September 2000  
Revised July 2003  
74LCX126  
Low Voltage Quad Buffer  
with 5V Tolerant Inputs and Outputs  
General Description  
Features  
5V tolerant inputs and outputs  
The LCX126 contains four independent non-inverting buff-  
ers with 3-STATE outputs. Each output is disabled when  
the associated output-enable (OE) input is LOW. The  
inputs tolerate voltages up to 7V allowing the interface of  
5V systems to 3V systems.  
2.3V–3.6V VCC specifications provided  
5.5 ns tPD max (VCC = 3.3V), 10 µA ICC max  
Power down high impedance inputs and outputs  
Supports live insertion/withdrawal (Note 1)  
±24 mA output drive (VCC = 3.0V)  
The 74LCX126 is fabricated with an advanced CMOS tech-  
nology to achieve high speed operation while maintaining  
CMOS low power dissipation.  
Implements patented noise/EMI reduction circuitry  
Latch-up performance exceeds 500 mA  
ESD performance:  
Human body model > 2000V  
Machine model > 100V  
Note 1: To ensure the high-impedance state during power up or down, OE  
should be tied to GND through a pull-up resistor: the minimum value or the  
resistor is determined by the current-sourcing capability of the driver.  
Ordering Code:  
Order Number Package Number  
Package Description  
74LCX126M  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74LCX126SJ  
74LCX126MTC  
MTC14  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Truth Table  
Pin Descriptions  
Inputs  
Output  
On  
Pin Names  
Description  
Inputs  
OEn  
An  
An  
OEn  
On  
H
H
L
L
H
X
L
H
Z
Output Enable Inputs  
Outputs  
H = HIGH Voltage Level  
L = LOW Voltage Level  
Z = High Impedance  
X = Immaterial  
© 2003 Fairchild Semiconductor Corporation  
DS500386  
www.fairchildsemi.com  

与74LCX126相关器件

型号 品牌 获取价格 描述 数据表
74LCX126_05 FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
74LCX126_08 FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
74LCX126BQX FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
74LCX126BQX ONSEMI

获取价格

带 5V 耐压输入和输出的低压四路缓冲器
74LCX126FT TOSHIBA

获取价格

74LCX Series Quad Bus Buffer (3-State)
74LCX126M FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
74LCX126MTC FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
74LCX126MTC ONSEMI

获取价格

带 5V 耐压输入和输出的低压四路缓冲器
74LCX126MTCX ONSEMI

获取价格

带 5V 耐压输入和输出的低压四路缓冲器
74LCX126MTCX_NL FAIRCHILD

获取价格

Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs