5秒后页面跳转
74LCX112SJ PDF预览

74LCX112SJ

更新时间: 2024-11-03 22:45:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 101K
描述
Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74LCX112SJ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOP
包装说明:SOP, SOP16,.3针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.52
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:150000000 Hz最大I(ol):0.024 A
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:RAIL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:7.5 ns
传播延迟(tpd):9 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:NEGATIVE EDGE
宽度:5.3 mm最小 fmax:150 MHz
Base Number Matches:1

74LCX112SJ 数据手册

 浏览型号74LCX112SJ的Datasheet PDF文件第2页浏览型号74LCX112SJ的Datasheet PDF文件第3页浏览型号74LCX112SJ的Datasheet PDF文件第4页浏览型号74LCX112SJ的Datasheet PDF文件第5页浏览型号74LCX112SJ的Datasheet PDF文件第6页浏览型号74LCX112SJ的Datasheet PDF文件第7页 
June 1998  
Revised February 2001  
74LCX112  
Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop  
with 5V Tolerant Inputs  
General Description  
Features  
5V tolerant inputs  
The LCX112 is a dual J-K flip-flop. Each flip-flop has inde-  
pendent J, K, PRESET, CLEAR, and CLOCK inputs with Q,  
Q outputs. These devices are edge sensitive and change  
state on the negative going transition of the clock pulse.  
Clear and preset are independent of the clock and accom-  
plished by a low logic level on the corresponding input.  
LCX devices are designed for low voltage (3.3V or 2.5)  
operation with the added capability of interfacing to a 5V  
signal environment.  
2.3V–3.6V VCC specifications provided  
7.5 ns tPD max (VCC = 3.3V), 10 µA ICC max  
Power down high impedance inputs and outputs  
±24 mA output drive (VCC = 3.0V)  
Implements patented noise/EMI reduction circuitry  
Latch-up performance exceeds 500 mA  
ESD performance:  
The 74LCX112 is fabricated with advanced CMOS technol-  
ogy to achieve high speed operation while maintaining  
CMOS low power dissipation.  
Human body model > 2000V  
Machine model > 2000V  
Ordering Code:  
Order Number Package Number  
Package Description  
74LCX112M  
M16A  
M16D  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74LCX112SJ  
74LCX112MTC  
MTC16  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
J1, J2, K1, K2  
CP1, CP2  
Description  
Data Inputs  
Clock Pulse Inputs (Active Falling Edge)  
Direct Clear Inputs (Active LOW)  
Direct Set Inputs (Active LOW)  
Outputs  
C
D1, CD2  
D1, SD2  
Q1, Q2, Q1, Q2  
S
© 2001 Fairchild Semiconductor Corporation  
DS012424  
www.fairchildsemi.com  

74LCX112SJ 替代型号

型号 品牌 替代类型 描述 数据表
74LCX112MTCX FAIRCHILD

类似代替

J-K-Type Flip-Flop

与74LCX112SJ相关器件

型号 品牌 获取价格 描述 数据表
74LCX112SJX FAIRCHILD

获取价格

J-K-Type Flip-Flop
74LCX11BQX ONSEMI

获取价格

低电压三路 3 输入 AND 门极,带 5V 耐压输入
74LCX11BQX FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
74LCX11BQX_08 FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
74LCX11M FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
74LCX11M ONSEMI

获取价格

低电压三路 3 输入 AND 门极,带 5V 耐压输入
74LCX11M_08 FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
74LCX11MTC FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs
74LCX11MTC ONSEMI

获取价格

低电压三路 3 输入 AND 门极,带 5V 耐压输入
74LCX11MTC_08 FAIRCHILD

获取价格

Low Voltage Triple 3-Input AND Gate with 5V Tolerant Inputs