5秒后页面跳转
74LCX08TTR PDF预览

74LCX08TTR

更新时间: 2024-11-20 04:47:43
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
15页 246K
描述
Low voltage CMOS QUAD 2-input AND gate with 5V tolerant inputs

74LCX08TTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.13系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:AND GATE最大I(ol):0.024 A
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:4.1 ns传播延迟(tpd):4.8 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.2 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74LCX08TTR 数据手册

 浏览型号74LCX08TTR的Datasheet PDF文件第2页浏览型号74LCX08TTR的Datasheet PDF文件第3页浏览型号74LCX08TTR的Datasheet PDF文件第4页浏览型号74LCX08TTR的Datasheet PDF文件第5页浏览型号74LCX08TTR的Datasheet PDF文件第6页浏览型号74LCX08TTR的Datasheet PDF文件第7页 
74LCX08  
Low voltage CMOS QUAD 2-input AND gate  
with 5V tolerant inputs  
Features  
5V tolerant inputs  
High speed:  
– t = 4.1ns (Max) at V = 3V  
PD  
CC  
Power down protection on inputs and outputs  
Symmetrical output impedance:  
SO-14  
TSSOP14  
– |I | = I = 24mA (Min) at V = 3V  
OH  
OL  
CC  
PCI bus levels guaranteed at 24mA  
Balanced propagation delays:  
Description  
– t  
t  
The 74LCX08 is a low voltage CMOS QUAD 2-  
input AND gate fabricated with sub-micron silicon  
gate and double-layer metal wiring C MOS  
technology. It is ideal for low power and high  
speed 3.3V applications; it can be interfaced to  
5V signal environment for inputs.  
PLH  
PHL  
Operating voltage range:  
2
– V (Opr) = 2.0V to 3.6V  
CC  
Pin and function compatible with  
74 series 08  
Latch-up performance exceeds  
It has same speed performance at 3.3V than 5V  
AC/ACT family, combined with a lower power  
consumption.  
500mA (JESD 17)  
ESD performance:  
– HBM > 2000V  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
(MIL STD 883 method 3015); MM > 200V  
Order codes  
Part number  
Package  
SO-14  
Packaging  
74LCX08MTR  
Tape and reel  
Tape and reel  
74LCX08TTR  
TSSOP14  
July 2006  
Rev 5  
1/15  
www.st.com  
15  

74LCX08TTR 替代型号

型号 品牌 替代类型 描述 数据表
74LCX08MTR STMICROELECTRONICS

完全替代

Low voltage CMOS QUAD 2-input AND gate with 5V tolerant inputs
74LCX08MTCX FAIRCHILD

完全替代

Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs
74LCX08MTC FAIRCHILD

完全替代

Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

与74LCX08TTR相关器件

型号 品牌 获取价格 描述 数据表
74LCX10 FAIRCHILD

获取价格

Low Voltage Triple 3-Input NAND Gate with 5V Tolerant Inputs
74LCX109M TI

获取价格

LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDS
74LCX109M NSC

获取价格

IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT,
74LCX109MTC TI

获取价格

LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDS
74LCX109MX TI

获取价格

LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDS
74LCX109SJ TI

获取价格

IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT,
74LCX109SJX TI

获取价格

LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDS
74LCX10M FAIRCHILD

获取价格

Low Voltage Triple 3-Input NAND Gate with 5V Tolerant Inputs
74LCX10MTC FAIRCHILD

获取价格

Low Voltage Triple 3-Input NAND Gate with 5V Tolerant Inputs
74LCX10MTCX FAIRCHILD

获取价格

Low Voltage Triple 3-Input NAND Gate with 5V Tolerant Inputs