5秒后页面跳转
74HCT4052D-Q100 PDF预览

74HCT4052D-Q100

更新时间: 2024-11-27 19:55:03
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管
页数 文件大小 规格书
26页 304K
描述
SGL ENDED MULTIPLEXER

74HCT4052D-Q100 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:SOP-16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.61
模拟集成电路 - 其他类型:SINGLE-ENDED MULTIPLEXERJESD-30 代码:R-PDSO-G16
长度:9.9 mm湿度敏感等级:1
信道数量:4功能数量:1
端子数量:16标称断态隔离度:50 dB
最大通态电阻 (Ron):270 Ω最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
座面最大高度:1.75 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES最长断开时间:63 ns
最长接通时间:88 ns技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

74HCT4052D-Q100 数据手册

 浏览型号74HCT4052D-Q100的Datasheet PDF文件第2页浏览型号74HCT4052D-Q100的Datasheet PDF文件第3页浏览型号74HCT4052D-Q100的Datasheet PDF文件第4页浏览型号74HCT4052D-Q100的Datasheet PDF文件第5页浏览型号74HCT4052D-Q100的Datasheet PDF文件第6页浏览型号74HCT4052D-Q100的Datasheet PDF文件第7页 
74HC4052-Q100; 74HCT4052-Q100  
Dual 4-channel analog multiplexer/demultiplexer  
Rev. 2 — 22 November 2012  
Product data sheet  
1. General description  
The 74HC4052-Q100; 74HCT4052-Q100 is a high-speed Si-gate CMOS device and is pin  
compatible with Low-power Schottky TTL (LSTTL). The device is specified in compliance  
with JEDEC standard no. 7A.  
The 74HC4052-Q100; 74HCT4052-Q100 is a dual 4-channel analog  
multiplexer/demultiplexer with common select logic. Each multiplexer has four  
independent inputs/outputs (pins nY0 to nY3) and a common input/output (pin nZ). The  
common channel select logics include two digital select inputs (pins S0 and S1) and an  
active LOW enable input (pin E). When pin E = LOW, one of the four switches is selected  
(low-impedance ON-state) with pins S0 and S1. When pin E = HIGH, all switches are in  
the high-impedance OFF-state, independent of pins S0 and S1.  
VCC and GND are the supply voltage pins for the digital control inputs (pins S0, S1 and E).  
The VCC to GND ranges are 2.0 V to 10.0 V for the 74HC4052-Q100, and 4.5 V to 5.5 V  
for the 74HCT4052-Q100. The analog inputs/outputs (pins nY0 to nY3 and nZ) can swing  
between VCC as a positive limit and VEE as a negative limit. VCC VEE may not exceed  
10.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND  
(typically ground).  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide analog input voltage range from 5 V to +5 V  
Low ON resistance:  
80 (typical) at VCC VEE = 4.5 V  
70 (typical) at VCC VEE = 6.0 V  
60 (typical) at VCC VEE = 9.0 V  
Logic level translation: to enable 5 V logic to communicate with 5 V analog signals  
Typical ‘break before make’ built-in  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
CDM AEC-Q100-011 revision B exceeds 1000 V  
Multiple package options  
 
 

与74HCT4052D-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HCT4052D-T NXP

获取价格

IC 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, 3.90 MM, 1.47 MM THICKNESS, MS-012AC, SOT-
74HCT4052N NXP

获取价格

Dual 4-channel analog multiplexer, demultiplexer
74HCT4052NB NXP

获取价格

暂无描述
74HCT4052N-B PHILIPS

获取价格

Differential Multiplexer, 1 Func, 4 Channel, CMOS, PDIP16
74HCT4052PW NXP

获取价格

Dual 4-channel analog multiplexer/demultiplexer
74HCT4052PW NEXPERIA

获取价格

Dual 4-channel analog multiplexer/demultiplexerProduction
74HCT4052PW,118 NXP

获取价格

74HC(T)4052 - Dual 4-channel analog multiplexer/demultiplexer TSSOP 16-Pin
74HCT4052PW-Q100 NEXPERIA

获取价格

Dual 4-channel analog multiplexer/demultiplexerProduction
74HCT4052PW-Q100,1 NXP

获取价格

74HC(T)4052-Q100 - Dual 4-channel analog multiplexer/demultiplexer TSSOP 16-Pin
74HCT4052PW-T NXP

获取价格

IC 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, PDSO16, Multiplexer or Switch