5秒后页面跳转
74HCT174PW-Q100 PDF预览

74HCT174PW-Q100

更新时间: 2024-11-05 11:01:31
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
16页 730K
描述
Hex D-type flip-flop with reset; positive-edge triggerProduction

74HCT174PW-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.59
系列:HCTJESD-30 代码:R-PDSO-G16
长度:5 mm逻辑集成电路类型:D FLIP-FLOP
位数:6功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):53 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:20 MHzBase Number Matches:1

74HCT174PW-Q100 数据手册

 浏览型号74HCT174PW-Q100的Datasheet PDF文件第2页浏览型号74HCT174PW-Q100的Datasheet PDF文件第3页浏览型号74HCT174PW-Q100的Datasheet PDF文件第4页浏览型号74HCT174PW-Q100的Datasheet PDF文件第5页浏览型号74HCT174PW-Q100的Datasheet PDF文件第6页浏览型号74HCT174PW-Q100的Datasheet PDF文件第7页 
74HC174-Q100; 74HCT174-Q100  
Hex D-type flip-flop with reset; positive-edge trigger  
Rev. 1 — 17 April 2013  
Product data sheet  
1. General description  
The 74HC174-Q100; 74HCT174-Q100 are hex positive edge-triggered D-type flip-flops  
with individual data inputs (Dn) and outputs (Qn). The common clock (CP) and master  
reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the  
set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the  
flip-flop and appears at the Q output. A LOW on MR causes the flip-flops and outputs to  
be reset LOW. Inputs include clamp diodes. This enables the use of current limiting  
resistors to interface inputs to voltages in excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC174-Q100: CMOS level  
For 74HCT174-Q100: TTL level  
Six edge-triggered D-type flip-flops  
Asynchronous master reset  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC174D-Q100  
74HCT174D-Q100  
74HC174PW-Q100  
74HCT174PW-Q100  
40 C to +125 C  
SO16  
plastic small outline package; 16 leads; body width SOT109-1  
3.9 mm  
40 C to +125 C  
TSSOP16  
plastic thin shrink small outline package; 16 leads; SOT403-1  
body width 4.4 mm  

与74HCT174PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HCT174PW-Q100J NXP

获取价格

74HC(T)174-Q100 - Hex D-type flip-flop with reset; positive-edge trigger TSSOP 16-Pin
74HCT175 NXP

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HCT175D NXP

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HCT175D NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge triggerProduction
74HCT175D,652 NXP

获取价格

74HC(T)175 - Quad D-type flip-flop with reset; positive-edge trigger SOP 16-Pin
74HCT175D/T3 NXP

获取价格

IC HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 3.90 MM,
74HCT175DB NXP

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HCT175DB,112 NXP

获取价格

74HC(T)175 - Quad D-type flip-flop with reset; positive-edge trigger SSOP1 16-Pin
74HCT175D-Q100 NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HCT175D-T ETC

获取价格

Quad D-Type Flip-Flop