5秒后页面跳转
74HCT112N,652 PDF预览

74HCT112N,652

更新时间: 2024-09-15 14:30:59
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
15页 94K
描述
74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger DIP 16-Pin

74HCT112N,652 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, PLASTIC, SOT-38-1, DIP-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.38
Is Samacsys:N系列:HCT
JESD-30 代码:R-PDIP-T16JESD-609代码:e4
长度:21.6 mm负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP最大频率@ Nom-Sup:20000000 Hz
最大I(ol):0.004 A位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):260电源:5 V
传播延迟(tpd):60 ns认证状态:Not Qualified
座面最大高度:4.7 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:NEGATIVE EDGE
宽度:7.62 mm最小 fmax:20 MHz
Base Number Matches:1

74HCT112N,652 数据手册

 浏览型号74HCT112N,652的Datasheet PDF文件第2页浏览型号74HCT112N,652的Datasheet PDF文件第3页浏览型号74HCT112N,652的Datasheet PDF文件第4页浏览型号74HCT112N,652的Datasheet PDF文件第5页浏览型号74HCT112N,652的Datasheet PDF文件第6页浏览型号74HCT112N,652的Datasheet PDF文件第7页 
INTEGRATED CIRCUITS  
DATA SHEET  
For a complete data sheet, please also download:  
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information  
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines  
74HC/HCT112  
Dual JK flip-flop with set and reset;  
negative-edge trigger  
1998 Jun 10  
Product specification  
Supersedes data of December 1990  
File under Integrated Circuits, IC06  

与74HCT112N,652相关器件

型号 品牌 获取价格 描述 数据表
74HCT112NB NXP

获取价格

IC HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, F
74HCT112PW NXP

获取价格

Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112PW NEXPERIA

获取价格

Dual JK flip-flop with set and reset; negative-edge triggerProduction
74HCT112PW,118 NXP

获取价格

74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger TSSOP 16-Pin
74HCT112PW-T NXP

获取价格

IC HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, P
74HCT11D NXP

获取价格

Triple 3-input AND gate
74HCT11D PHILIPS

获取价格

AND Gate, CMOS, PDSO14
74HCT11D NEXPERIA

获取价格

Triple 3-input AND gateProduction
74HCT11D,652 NXP

获取价格

74HC(T)11 - Triple 3-input AND gate SOIC 14-Pin
74HCT11DB NXP

获取价格

Triple 3-input AND gate