Datasheet > 74HCT10PW-Q100J

74HCT10PW-Q100J

更新时间： 2024-09-13 21:15:31

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
13页	118K
描述
74HC(T)10-Q100 - Triple 3-input NAND gate TSSOP 14-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74HCT10PW-Q100J 技术参数

是否Rohs认证：	符合	生命周期：	Transferred
零件包装代码：	TSSOP	包装说明：	4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14
针数：	14	Reach Compliance Code：	compliant
风险等级：	5.78	Base Number Matches：	1

74HCT10PW-Q100J 数据手册

74HC10-Q100; 74HCT10-Q100

Triple 3-input NAND gate

Rev. 1 — 21 February 2013

Product data sheet

1. General description

The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp

diodes. This enables the use of current limiting resistors to interface inputs to voltages in

excess of V_CC

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Complies with JEDEC standard JESD7A

 Input levels:

 For 74HC10-Q100: CMOS level

 For 74HCT10-Q100: TTL level

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

 Multiple package options

3. Ordering information

Table 1.

Ordering information

Type number

Package

Temperature range Name

Description

Version

74HC10D-Q100

40 C to +125 C

SO14

plastic small outline package; 14 leads;

body width 3.9 mm

SOT108-1

74HCT10D-Q100

74HC10PW-Q100

74HCT10PW-Q100

40 C to +125 C

TSSOP14

plastic thin shrink small outline package;

14 leads; body width 4.4 mm

SOT402-1

12 3 4 5 6 7...13

中文翻译

下载PDF

与74HCT10PW-Q100J相关器件

型号	品牌	获取价格	描述	数据表
74HCT10PW-T	NXP	获取价格	IC HCT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, TSSOP-14, Gate
74HCT11	NXP	获取价格	Triple 3-input AND gate
74HCT112	NXP	获取价格	Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112D	NEXPERIA	获取价格	Dual JK flip-flop with set and reset; negative-edge triggerProduction
74HCT112D	NXP	获取价格	Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112D,652	NXP	获取价格	74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger SOP 16-Pin
74HCT112D,653	NXP	获取价格	74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger SOP 16-Pin
74HCT112DB	NXP	获取价格	Dual JK flip-flop with set and reset; negative-edge trigger
74HCT112DB,112	NXP	获取价格	74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger SSOP1 16-Pin
74HCT112DB,118	NXP	获取价格	74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger SSOP1 16-Pin