Datasheet > 74HCT109PW-Q100

74HCT109PW-Q100

更新时间： 2024-09-14 11:01:31

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
17页	799K
描述
Dual JK flip-flop with set and reset; positive-edge-triggerProduction

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74HCT109PW-Q100 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	unknown	JESD-609代码：	e4
湿度敏感等级：	1	端子面层：	Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Base Number Matches：	1

74HC109-Q100; 74HCT109-Q100

Dual JK flip-flop with set and reset; positive-edge-trigger

Rev. 1 — 28 September 2016

Product data sheet

1. General description

The 74HC109-Q100; 74HCT109-Q100 is a dual positive edge triggered JK flip-flop

featuring individual nJ and nK inputs. It has clock (nCP) inputs, set (nSD) and reset (nRD)

inputs and complementary nQ and nQ outputs. The set and reset are asynchronous active

LOW inputs and operate independently of the clock input. The nJ and nK inputs control

the state changes of the flip-flops as described in the mode select function table. The nJ

and nK inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition

for predictable operation. The JK design allows operation as a D-type flip-flop by

connecting the nJ and nK inputs together. Inputs include clamp diodes. It enables the use

of current limiting resistors to interface inputs to voltages in excess of V_CC

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock

rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

 Automotive product qualification in accordance with AEC-Q100 (Grade 1)

 Specified from 40 C to +85 C and from 40 C to +125 C

 Input levels:

 For 74HC109-Q100: CMOS level

 For 74HCT109-Q100: TTL level

 J and K inputs for easy D-type flip-flop

 Toggle flip-flop or “do nothing” mode

 Specified in compliance with JEDEC standard no. 7A

 ESD protection:

 MIL-STD-883, method 3015 exceeds 2000 V

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )

12 3 4 5 6 7...17

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74HCT109PW-T	NXP	获取价格	IC HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
74HCT10D	NXP	获取价格	Triple 3-input NAND gate
74HCT10D	NEXPERIA	获取价格	Triple 3-input NAND gateProduction
74HCT10D,652	NXP	获取价格	74HC(T)10 - Triple 3-input NAND gate SOIC 14-Pin
74HCT10D.653	NXP	获取价格	Triple 3-input NAND gate
74HCT10DB	NXP	获取价格	Triple 3-input NAND gate
74HCT10DB,112	NXP	获取价格	74HC(T)10 - Triple 3-input NAND gate SSOP1 14-Pin
74HCT10DB,118	NXP	获取价格	74HC(T)10 - Triple 3-input NAND gate SSOP1 14-Pin
74HCT10DB-T	NXP	获取价格	IC HCT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, SSOP-14, Gate
74HCT10D-Q100	NXP	获取价格	HCT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14