是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
包装说明: | SOP, SOP20,.4 | Reach Compliance Code: | unknown |
风险等级: | 5.92 | 最长访问时间: | 81 ns |
最大时钟频率 (fCLK): | 14 MHz | JESD-30 代码: | R-PDSO-G20 |
JESD-609代码: | e0 | 内存集成电路类型: | OTHER FIFO |
内存宽度: | 5 | 端子数量: | 20 |
字数: | 64 words | 字数代码: | 64 |
工作模式: | ASYNCHRONOUS | 最高工作温度: | 85 °C |
最低工作温度: | -40 °C | 组织: | 64X5 |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | SOP |
封装等效代码: | SOP20,.4 | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE | 电源: | 2/6 V |
认证状态: | Not Qualified | 子类别: | FIFOs |
最大压摆率: | 0.0005 mA | 表面贴装: | YES |
技术: | CMOS | 温度等级: | INDUSTRIAL |
端子面层: | Tin/Lead (Sn/Pb) | 端子形式: | GULL WING |
端子节距: | 1.27 mm | 端子位置: | DUAL |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74HC74BQ | NXP |
获取价格 |
Dual D-type flip-flop with set and reset; positive-edge trigger | |
74HC74BQ | NEXPERIA |
获取价格 |
Dual D-type flip-flop with set and reset; positive edge-triggerProduction | |
74HC74BQ-Q100 | NEXPERIA |
获取价格 |
Dual D-type flip-flop with set and reset; positive edge-trigger | |
74HC74BZ | NEXPERIA |
获取价格 |
Dual D-type flip-flop with set and reset; positive edge-triggerProduction | |
74HC74D | NEXPERIA |
获取价格 |
Dual D-type flip-flop with set and reset; positive edge-triggerProduction | |
74HC74D | ONSEMI |
获取价格 |
Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS | |
74HC74D | NXP |
获取价格 |
Dual D-type flip-flop with set and reset; positive-edge trigger | |
74HC74D | TOSHIBA |
获取价格 |
Not Recommended for New Design | |
74HC74D,652 | NXP |
获取价格 |
74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger SOIC 14-Pin | |
74HC74D,653 | NXP |
获取价格 |
74HC(T)74 - Dual D-type flip-flop with set and reset; positive-edge trigger SOIC 14-Pin |