5秒后页面跳转
74HC4040D-Q100 PDF预览

74HC4040D-Q100

更新时间: 2024-09-25 01:08:35
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 762K
描述
12-stage binary ripple counter

74HC4040D-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:SOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.58
计数方向:UP系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:BINARY COUNTER
工作模式:ASYNCHRONOUS湿度敏感等级:1
位数:12功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):225 ns筛选级别:AEC-Q100
座面最大高度:1.75 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:NEGATIVE EDGE宽度:3.9 mm
最小 fmax:24 MHzBase Number Matches:1

74HC4040D-Q100 数据手册

 浏览型号74HC4040D-Q100的Datasheet PDF文件第2页浏览型号74HC4040D-Q100的Datasheet PDF文件第3页浏览型号74HC4040D-Q100的Datasheet PDF文件第4页浏览型号74HC4040D-Q100的Datasheet PDF文件第5页浏览型号74HC4040D-Q100的Datasheet PDF文件第6页浏览型号74HC4040D-Q100的Datasheet PDF文件第7页 
74HC4040-Q100;  
74HCT4040-Q100  
12-stage binary ripple counter  
Rev. 1 — 24 March 2014  
Product data sheet  
1. General description  
The 74HC4040-Q100; 74HCT4040-Q100 is a 12-stage binary ripple counter with a clock  
input (CP), an overriding asynchronous master reset input (MR) and twelve parallel  
outputs (Q0 to Q11). The counter advances on the HIGH-to-LOW transition of CP. A  
HIGH on MR clears all counter stages and forces all outputs LOW, independent of the  
state of CP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes that  
enable the use of current limiting resistors to interface inputs to voltages in excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Complies with JEDEC standard no. 7A  
Input levels:  
For 74HC4040-Q100: CMOS level  
For 74HCT4040-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Applications  
Frequency dividing circuits  
Time delay circuits  
Control counters  

与74HC4040D-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC4040D-T NXP

获取价格

IC HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16, 3.90 MM, P
74HC4040N NXP

获取价格

12-stage binary ripple counter
74HC4040PW NEXPERIA

获取价格

12-stage binary ripple counterProduction
74HC4040PW NXP

获取价格

12-stage binary ripple counter
74HC4040PW,112 NXP

获取价格

74HC(T)4040 - 12-stage binary ripple counter TSSOP 16-Pin
74HC4040PW,118 NXP

获取价格

74HC(T)4040 - 12-stage binary ripple counter TSSOP 16-Pin
74HC4040PW-Q100 NXP

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16, 4.40 MM, PLAS
74HC4040PW-Q100 NEXPERIA

获取价格

12-stage binary ripple counter
74HC4040PW-T NXP

获取价格

暂无描述
74HC4040-Q100 NEXPERIA

获取价格

12-stage binary ripple counter