5秒后页面跳转
74HC4024PW,112 PDF预览

74HC4024PW,112

更新时间: 2024-09-24 14:49:55
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 180K
描述
74HC4024 - 7-stage binary ripple counter TSSOP 14-Pin

74HC4024PW,112 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.38
计数方向:UP系列:HC/UH
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.004 A
工作模式:ASYNCHRONOUS湿度敏感等级:1
位数:7功能数量:1
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):265 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Counters
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:NEGATIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz
Base Number Matches:1

74HC4024PW,112 数据手册

 浏览型号74HC4024PW,112的Datasheet PDF文件第2页浏览型号74HC4024PW,112的Datasheet PDF文件第3页浏览型号74HC4024PW,112的Datasheet PDF文件第4页浏览型号74HC4024PW,112的Datasheet PDF文件第5页浏览型号74HC4024PW,112的Datasheet PDF文件第6页浏览型号74HC4024PW,112的Datasheet PDF文件第7页 
74HC4024  
7-stage binary ripple counter  
Rev. 6 — 23 August 2012  
Product data sheet  
1. General description  
The 74HC4024 is a high-speed Si-gate CMOS device and is pin compatible with the 4024  
of the 4000B series. The 74HC4024 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an overriding  
asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to  
Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears  
all counter stages and forces all outputs LOW, independent of the state of CP. Each  
counter stage is a static toggle flip-flop.  
Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock  
rise and fall times.  
2. Features and benefits  
Low-power dissipation  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 C to +80 C and from 40 C to +125 C.  
3. Applications  
Frequency dividing circuits  
Time delay circuits.  
 
 
 

74HC4024PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74HC4024PW,118 NXP

完全替代

74HC4024 - 7-stage binary ripple counter TSSOP 14-Pin

与74HC4024PW,112相关器件

型号 品牌 获取价格 描述 数据表
74HC4024PW,118 NXP

获取价格

74HC4024 - 7-stage binary ripple counter TSSOP 14-Pin
74HC4024PW-Q100 NXP

获取价格

IC BINARY COUNTER, Counter
74HC4024PW-Q100J NXP

获取价格

74HC4024-Q100 - 7-stage binary ripple counter TSSOP 14-Pin
74HC4024-Q100 NEXPERIA

获取价格

7-stage binary ripple counter
74HC4040 NXP

获取价格

12-stage binary ripple counter
74HC4040BQ NXP

获取价格

12-stage binary ripple counter
74HC4040BQ NEXPERIA

获取价格

12-stage binary ripple counterProduction
74HC4040BQ-Q100 NEXPERIA

获取价格

12-stage binary ripple counter
74HC4040D NXP

获取价格

12-stage binary ripple counter
74HC4040D NEXPERIA

获取价格

12-stage binary ripple counterProduction