5秒后页面跳转
74HC40103DB,112 PDF预览

74HC40103DB,112

更新时间: 2024-01-23 07:04:21
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
25页 123K
描述
74HC40103 - 8-bit synchronous binary down counter SSOP1 16-Pin

74HC40103DB,112 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SSOP1包装说明:5.30 MM, PLASTIC, MO-150, SOT-338-1, SSOP-16
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.75
Is Samacsys:N其他特性:TCO OUTPUT; RESET TO MAX COUNT
计数方向:DOWN系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:6.2 mm负载电容(CL):50 pF
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:10000000 Hz最大I(ol):0.004 A
工作模式:SYNCHRONOUS湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):450 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:Counters
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:12 MHz
Base Number Matches:1

74HC40103DB,112 数据手册

 浏览型号74HC40103DB,112的Datasheet PDF文件第2页浏览型号74HC40103DB,112的Datasheet PDF文件第3页浏览型号74HC40103DB,112的Datasheet PDF文件第4页浏览型号74HC40103DB,112的Datasheet PDF文件第5页浏览型号74HC40103DB,112的Datasheet PDF文件第6页浏览型号74HC40103DB,112的Datasheet PDF文件第7页 
74HC40103  
8-bit synchronous binary down counter  
Rev. 03 — 12 November 2004  
Product data sheet  
1. General description  
The 74HC40103 is a high-speed Si-gate CMOS device and are pin compatible with the  
40103 of the 4000B series. The 74HC40103 is specified in compliance with JEDEC  
standard no. 7A.  
The 74HC40103 consists of an 8-bit synchronous down counter with a single output which  
is active when the internal count is zero. The 74HC40103 contains a single 8-bit binary  
counter and has control inputs for enabling or disabling the clock (CP), for clearing the  
counter to its maximum count and for presetting the counter either synchronously or  
asynchronously. All control inputs and the terminal count output (TC) are active-LOW  
logic.  
In normal operation, the counter is decremented by one count on each positive-going  
transition of the clock (CP). Counting is inhibited when the terminal enable input (TE) is  
HIGH. The terminal count output (TC) goes LOW when the count reaches zero if TE is  
LOW, and remains LOW for one full clock period.  
When the synchronous preset enable input (PE) is LOW, data at the jam input (P0 to P7)  
is clocked into the counter on the next positive-going clock transition regardless of the  
state of TE. When the asynchronous preset enable input (PL) is LOW, data at the jam  
input (P0 to P7) is asynchronously forced into the counter regardless of the state of PE,  
TE, or CP. The jam inputs (P0 to P7) represent a single 8-bit binary word.  
When the master reset input (MR) is LOW, the counter is asynchronously cleared to its  
maximum count (decimal 255) regardless of the state of any other input.  
If all control inputs except TE are HIGH at the time of zero count, the counters will jump to  
the maximum count, giving a counting sequence of 256 clock pulses long.  
The 74HC40103 may be cascaded using the TE input and the TC output, in either a  
synchronous or ripple mode.  
 

与74HC40103DB,112相关器件

型号 品牌 描述 获取价格 数据表
74HC40103DB,118 NXP 暂无描述

获取价格

74HC40103DB-T NXP IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDSO16, 5.30 MM, P

获取价格

74HC40103D-T NXP IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDSO16, 3.90 MM, P

获取价格

74HC40103N NXP 8-bit synchronous binary down counter

获取价格

74HC40103N ICSI 8-bit synchronous binary down counter

获取价格

74HC40103NB NXP IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDIP16, Counter

获取价格