5秒后页面跳转
74HC273PW-Q100 PDF预览

74HC273PW-Q100

更新时间: 2024-02-04 20:31:58
品牌 Logo 应用领域
恩智浦 - NXP 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
19页 147K
描述
Octal D-type flip-flop with reset; positive-edge trigger

74HC273PW-Q100 技术参数

生命周期:Active零件包装代码:TSSOP2
包装说明:TSSOP,针数:20
Reach Compliance Code:compliant风险等级:5.7
系列:HC/UHJESD-30 代码:R-PDSO-G20
长度:6.5 mm逻辑集成电路类型:D FLIP-FLOP
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):225 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:24 MHzBase Number Matches:1

74HC273PW-Q100 数据手册

 浏览型号74HC273PW-Q100的Datasheet PDF文件第2页浏览型号74HC273PW-Q100的Datasheet PDF文件第3页浏览型号74HC273PW-Q100的Datasheet PDF文件第4页浏览型号74HC273PW-Q100的Datasheet PDF文件第5页浏览型号74HC273PW-Q100的Datasheet PDF文件第6页浏览型号74HC273PW-Q100的Datasheet PDF文件第7页 
74HC273-Q100; 74HCT273-Q100  
Octal D-type flip-flop with reset; positive-edge trigger  
Rev. 1 — 19 June 2013  
Product data sheet  
1. General description  
The 74HC273-Q100; 74HCT273-Q100 is an octal positive-edge triggered D-type flip-flop.  
The device features clock (CP) and master reset (MR) inputs. The outputs Qn assume the  
state of their corresponding Dn inputs that meet the set-up and hold time requirements on  
the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW  
independently of clock and data inputs. Inputs include clamp diodes which enable the use  
of current limiting resistors to interface inputs to voltages in excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC273-Q100: CMOS level  
For 74HCT273-Q100: TTL level  
Common clock and master reset  
Eight positive edge-triggered D-type flip-flops  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V.  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC273D-Q100  
74HCT273D-Q100  
40 C to +125 C  
SO20  
plastic small outline package; 20 leads; body width SOT163-1  
7.5 mm  
74HC273PW-Q100 40 C to +125 C  
TSSOP20  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
SOT360-1  
74HCT273PW-Q100  
74HC273BQ-Q100  
74HCT273BQ-Q100  
40 C to +125 C  
DHVQFN20 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 20 terminals;  
body 2.5 4.5 0.85 mm  
SOT764-1  

与74HC273PW-Q100相关器件

型号 品牌 描述 获取价格 数据表
74HC273PW-Q100J NXP 74HC(T)273-Q100 - Octal D-type flip-flop with reset; positive-edge trigger TSSOP2 20-Pin

获取价格

74HC273PW-T NXP IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTI

获取价格

74HC273-Q100 NXP Octal D-type flip-flop with reset; positive-edge trigger

获取价格

74HC273U NXP IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, UUC, DIE, FF/Latch

获取价格

74HC27BQ NXP Triple 3-input NOR gate

获取价格

74HC27BQ NEXPERIA Triple 3-input NOR gateProduction

获取价格