Datasheet > 74HC237D

74HC237D

更新时间： 2023-12-06 20:10:20

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

74HC237D 数据手册

74HC237D

CMOS Digital Integrated Circuits Silicon Monolithic

74HC237D

1. Functional Description

•

3-to-8 Line Decoder/Latch

2. General

The 74HC237D is a high speed CMOS 3-to-8 DECODER ADDRESS LATCH fabricated with silicon gate C2MOS

technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power

dissipation.

It is composed of a 3-bit input latches with a common GL enable input and 3-to-8 line decoder with enable inputs

G1 and G2. The 3-bit binary data is stored into the input latch on the high level of GL. The value of this data

determines which one of the outputs will go low.

When the enable input G1 is held low or G2 is held high, decoding function is inhibited and all the 8 outputs go

high. The two enable inputs are provided to ease cascade connection and permits the application address decoder

for memory system.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

3. Features

(1) High speed: tpd = 12 ns (typ.) at VCC = 5 V

(2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25 

(3) Balanced propagation delays: tPLH ≈ tPHL

(4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V

4. Packaging

SOIC16

Start of commercial production

2016-05

2016-08-04

Rev.3.0

12 3 4 5 6 7...10

下载PDF

型号	品牌	描述	获取价格	数据表
74HC237DB	NXP	3-to-8 line decoder, demultiplexer with address latches	获取价格
74HC237DB,112	NXP	74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin	获取价格
74HC237DB,118	NXP	74HC237 - 3-to-8 line decoder, demultiplexer with address latches SSOP1 16-Pin	获取价格
74HC237D-Q100	NEXPERIA	3-to-8 line decoder, demultiplexer with address latches	获取价格
74HC237D-T	ETC	3-To-8-Line Demultiplexer	获取价格
74HC237N	NXP	3-to-8 line decoder, demultiplexer with address latches	获取价格