5秒后页面跳转
74HC175PW-Q100 PDF预览

74HC175PW-Q100

更新时间: 2024-11-18 19:52:19
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
18页 160K
描述
IC D FLIP-FLOP, FF/Latch

74HC175PW-Q100 技术参数

生命周期:Transferred包装说明:TSSOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.58系列:HC/UH
JESD-30 代码:R-PDSO-G16长度:5 mm
逻辑集成电路类型:D FLIP-FLOP位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):265 ns
筛选级别:AEC-Q100座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:24 MHz
Base Number Matches:1

74HC175PW-Q100 数据手册

 浏览型号74HC175PW-Q100的Datasheet PDF文件第2页浏览型号74HC175PW-Q100的Datasheet PDF文件第3页浏览型号74HC175PW-Q100的Datasheet PDF文件第4页浏览型号74HC175PW-Q100的Datasheet PDF文件第5页浏览型号74HC175PW-Q100的Datasheet PDF文件第6页浏览型号74HC175PW-Q100的Datasheet PDF文件第7页 
74HC175-Q100; 74HCT175-Q100  
Quad D-type flip-flop with reset; positive-edge trigger  
Rev. 1 — 19 May 2014  
Product data sheet  
1. General description  
The 74HC175-Q100; 74HCT175-Q100 are quad positive edge-triggered D-type flip-flops  
with individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and  
master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that  
meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is  
stored in the flip-flop and appears at the Q output. A LOW on MR causes the flip-flops and  
outputs to be reset LOW.  
The device is useful for applications where both the true and complement outputs are  
required and the clock and master reset are common to all storage elements.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Input levels:  
For 74HC175-Q100: CMOS level  
For 74HCT175-Q100: TTL level  
Four edge-triggered D-type flip-flops  
Asynchronous master reset  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  

与74HC175PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC175PW-T NXP

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 4.40 M
74HC175-Q100 NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HC181 NXP

获取价格

4-bit arithmetic logic unit
74HC181D NXP

获取价格

4-bit arithmetic logic unit
74HC181DB NXP

获取价格

暂无描述
74HC181DB-T NXP

获取价格

IC HC/UH SERIES, 4-BIT ARITHMETIC LOGIC UNIT, PDSO24, Arithmetic Circuit
74HC181D-T ETC

获取价格

Fixed Point ALU
74HC181N NXP

获取价格

4-bit arithmetic logic unit
74HC181N3 NXP

获取价格

4-bit arithmetic logic unit
74HC181NB NXP

获取价格

IC HC/UH SERIES, 4-BIT ARITHMETIC LOGIC UNIT, PDIP24, Arithmetic Circuit