5秒后页面跳转
74HC175N,652 PDF预览

74HC175N,652

更新时间: 2024-11-02 19:54:27
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
19页 184K
描述
74HC(T)175 - Quad D-type flip-flop with reset; positive-edge trigger DIP 16-Pin

74HC175N,652 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.21
系列:HC/UHJESD-30 代码:R-PDIP-T16
JESD-609代码:e4长度:21.6 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.004 A
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:BULK PACK
峰值回流温度(摄氏度):260电源:2/6 V
传播延迟(tpd):265 ns认证状态:Not Qualified
座面最大高度:4.7 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:NO
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:24 MHz
Base Number Matches:1

74HC175N,652 数据手册

 浏览型号74HC175N,652的Datasheet PDF文件第2页浏览型号74HC175N,652的Datasheet PDF文件第3页浏览型号74HC175N,652的Datasheet PDF文件第4页浏览型号74HC175N,652的Datasheet PDF文件第5页浏览型号74HC175N,652的Datasheet PDF文件第6页浏览型号74HC175N,652的Datasheet PDF文件第7页 
74HC175; 74HCT175  
Quad D-type flip-flop with reset; positive-edge trigger  
Rev. 4 — 8 April 2014  
Product data sheet  
1. General description  
The 74HC175; 74HCT175 are quad positive edge-triggered D-type flip-flops with  
individual data inputs (Dn) and both Qn and Qn outputs. The common clock (CP) and  
master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that  
meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is  
stored in the flip-flop and appears at the Q output. A LOW on MR causes the flip-flops and  
outputs to be reset LOW.  
The device is useful for applications where both the true and complement outputs are  
required and the clock and master reset are common to all storage elements.  
2. Features and benefits  
Input levels:  
For 74HC175: CMOS level  
For 74HCT175: TTL level  
Four edge-triggered D-type flip-flops  
Asynchronous master reset  
Complies with JEDEC standard no. 7A  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V.  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C.  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC175N  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
DIP16  
plastic dual in-line package; 16 leads (300 mil)  
SOT38-4  
74HCT175N  
74HC175D  
SO16  
plastic small outline package; 16 leads; body width  
3.9 mm  
SOT109-1  
SOT338-1  
SOT403-1  
74HCT175D  
74HC175DB  
74HCT175DB  
74HC175PW  
74HCT175PW  
SSOP16  
TSSOP16  
plastic shrink small outline package; 16 leads;  
body width 5.3 mm  
plastic thin shrink small outline package; 16 leads;  
body width 4.4 mm  
 
 
 

74HC175N,652 替代型号

型号 品牌 替代类型 描述 数据表
74HC175N NXP

功能相似

Quad D-type flip-flop with reset; positive-edge trigger

与74HC175N,652相关器件

型号 品牌 获取价格 描述 数据表
74HC175N-B PHILIPS

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDIP16
74HC175PW NXP

获取价格

74HC175PW
74HC175PW NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge triggerProduction
74HC175PW-Q100 NXP

获取价格

IC D FLIP-FLOP, FF/Latch
74HC175PW-Q100 NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HC175PW-T NXP

获取价格

IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 4.40 M
74HC175-Q100 NEXPERIA

获取价格

Quad D-type flip-flop with reset; positive-edge trigger
74HC181 NXP

获取价格

4-bit arithmetic logic unit
74HC181D NXP

获取价格

4-bit arithmetic logic unit
74HC181DB NXP

获取价格

暂无描述