5秒后页面跳转
74HC10-Q100 PDF预览

74HC10-Q100

更新时间: 2024-11-17 01:18:47
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
13页 697K
描述
Triple 3-input NAND gate

74HC10-Q100 数据手册

 浏览型号74HC10-Q100的Datasheet PDF文件第2页浏览型号74HC10-Q100的Datasheet PDF文件第3页浏览型号74HC10-Q100的Datasheet PDF文件第4页浏览型号74HC10-Q100的Datasheet PDF文件第5页浏览型号74HC10-Q100的Datasheet PDF文件第6页浏览型号74HC10-Q100的Datasheet PDF文件第7页 
74HC10-Q100; 74HCT10-Q100  
Triple 3-input NAND gate  
Rev. 1 — 21 February 2013  
Product data sheet  
1. General description  
The 74HC10-Q100; 74HCT10-Q100 is a triple 3-input NAND gate. Inputs include clamp  
diodes. This enables the use of current limiting resistors to interface inputs to voltages in  
excess of VCC  
.
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Complies with JEDEC standard JESD7A  
Input levels:  
For 74HC10-Q100: CMOS level  
For 74HCT10-Q100: TTL level  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Multiple package options  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74HC10D-Q100  
40 C to +125 C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74HCT10D-Q100  
74HC10PW-Q100  
74HCT10PW-Q100  
40 C to +125 C  
TSSOP14  
plastic thin shrink small outline package;  
14 leads; body width 4.4 mm  
SOT402-1  

与74HC10-Q100相关器件

型号 品牌 获取价格 描述 数据表
74HC10U NXP

获取价格

IC HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, UUC, DIE, Gate
74HC11 NXP

获取价格

Triple 3-input AND gate
74HC112 NXP

获取价格

Dual JK flip-flop with set and reset; negative-edge trigger
74HC112D NXP

获取价格

Dual JK flip-flop with set and reset; negative-edge trigger
74HC112D NEXPERIA

获取价格

Dual JK flip-flop with set and reset; negative-edge triggerProduction
74HC112DB NXP

获取价格

Dual JK flip-flop with set and reset; negative-edge trigger
74HC112DB-T NXP

获取价格

IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16,
74HC112D-T ETC

获取价格

J-K-Type Flip-Flop
74HC112N NXP

获取价格

Dual JK flip-flop with set and reset; negative-edge trigger
74HC112N,652 NXP

获取价格

74HC(T)112 - dual JK flip-flop with set and reset; negative-edge trigger DIP 16-Pin